



KSIT BANGLORE

**DEPARTMENT OF ELECTRONICS & COMMUNICATION
ENGINEERING**

COURSE FILE

NAME OF THE STAFF :BHARGAVI ANANTH
**SUBJECT CODE/NAME :BEC302/DIGITAL SYSTEM DESIGN
USING VERILOG**
SEMESTER/YEAR : III/II
ACADEMIC YEAR : 2023-24
BRANCH : ECE

COURSE IN-CHARGE

HOD



K. S. INSTITUTE OF TECHNOLOGY

VISION

“To impart quality technical education with ethical values, employable skills and research to achieve excellence”.

MISSION

- **To attract and retain highly qualified, experienced & committed faculty.**
- **To create relevant infrastructure.**
- **Network with industry & premier institutions to encourage emergence of new ideas by providing research & development facilities to strive for academic excellence.**
- **To inculcate the professional & ethical values among young students with employable skills & knowledge acquired to transform the society.**

DEPARTMENT OF ELECTRONICS & COMMUNICATION
ENGINEERING

VISION

“To achieve excellence in academics and research in Electronics & Communication Engineering to meet societal need”.

MISSION

- **To impart quality technical education with the relevant technologies to produce industry ready engineers with ethical values.**
- **To enrich experiential learning through active involvement in professional clubs & societies.**
- **To promote industry-institute collaborations for research & development.**



K.S. INSTITUTE OF TECHNOLOGY

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

PROGRAM EDUCATIONAL OBJECTIVES (PEO'S)

PEO1: To Excel in professional career by acquiring domain knowledge.

PEO2: To pursue higher Education & research by adopting technological innovations by continuous learning through professional bodies and clubs.

PEO3: To inculcate effective communication, team work, ethics, entrepreneurship skills and leadership qualities.

PROGRAM SPECIFIC OUTCOMES (PSO'S)

PSO1: Graduate should be able to understand the fundamentals in the field of Electronics & Communication and apply the same to various areas like Signal processing, embedded systems, Communication & Semiconductor technology.

PSO2: Graduate will demonstrate the ability to design, develop solutions for Problems in Electronics & Communication Engineering using hardware and software tools with social concerns.



K S INSTITUTE OF TECHNOLOGY

PROGRAM OUTCOMES (PO'S)

Engineering Graduates will be able to:

- PO1: Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- PO2: Problem analysis:** Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- PO3: Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- PO4: Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- PO5: Modern tool usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- PO6: The engineer and society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- PO7: Environment and sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

PO8: Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO9: Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO10: Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

PO11; Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO12: Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

K.S.INSTITUTE OF TECHNOLOGY
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGG.
LIST OF STUDENTS STUDYING IN III SEMESTER (A& B SECTIONS)
FOR THE ACADEMIC YEAR 2023 (ODD SEMESTER)

SL. NO	USN	NAME OF THE STUDENT	Gender	Date of Birth	EMAIL_ID	Student Phone No	NAME OF THE FATHER	Father Phone No	Mother	Mother Phone No	Address	SEC
1	1KS22EC001	ABINAY	M		abinay1612@gmail.com	8861839258	Aswatha Narayanappa	9743289609	Shobharani S	9036342679		A
2	1KS22EC002	ADEEBA ISMATH	F		ismathadeeba44@gmail.com	9902536095	Mubasheer Ahmed T M	9844354571	Sabirunnisa	9900208498		A
3	1KS22EC003	ADITH PINNEPALLI	M		pinnepalli.adith2004@gmail.com	9353334867	P Siva Sankar	9854321490	Kathyayini	9901940536		A
4	1KS22EC004	ADITHYA S	M		Adithyas7983@gmail.com	8951264773	Sathya subramanya	9980652199	Meenakshi	9980652199		A
5	1KS22EC005	AJITH D	M		ajithd7337@gmail.com	7337648200	Shivakumar D	8884664009	Chandrakala	6360063547		A
6	1KS22EC006	AKASH S	M		3akashs@gmail.com	8618016682	Shivakumar	9880663170	Girija MS	9880663170		A
7	1KS22EC007	AMRUTHA P	F		amruthap396@gmail.com	6362357252	Parameshnaya ka	9980851386	Jayalakshmi	6362357252		A
8	1KS22EC008	AMULYA M N	F		aamulyamn@gmail.com	9739844753	NAGARAJU L	86605 34533	GOWRAMMA	8660157328		A
9	1KS22EC009	ANAGHA K S	F		anaghaks76@gmail.com	7483601277	SUDHINDRA . K.R	9008444919	BHARATHI	9743252883		A
10	1KS22EC010	ANKIT PRAKASH	M		prakashankit760@gmail.com	6363355794	Prakash murthy	9901099882	Geetha prakash	9980799882		A
11	1KS22EC011	ANKITA BUDNI	F		ankitabudni9@gmail.com	7204948982	Prakash F Budni	8095878982	Rekha P Budni	9620710292		A

12	1KS22EC012	ANUPRIYA T	F		anupriya6192@gmail.com	6381891468	N . Thanikasalam	9159802164	T. Jothi	9597079343		A
13	1KS22EC013	ANUSHA MALIPATIL	F		anushamalipatil016@gmail.com	9449987955	DANANAGOUD A MALIPATIL	9449422745	SHARANAMMA	9535518455		A
14	1KS22EC014	ARCHANA M	F		acchu.manju5@gmail.com	8310705493	Manjunath M	8892473905	Renuka C	8892473905		A
15	1KS22EC015	ARCHANA N	F		pushpanagaraju889@gmail.com	8792679181	Nagaraju A B	9880464837	Pushpalatha T B	8971556141		A
16	1KS22EC016	ARCHANA S K	F		archanask004@gmail.com	9353767115	Shankar	8073258682	Gayathri s Kurdekar	9535729395		A
17	1KS22EC017	ASHOK	M		ashok052003@gmail.com	9740982655	Ninganna	9740982655	Sadevi	7795279741		A
18	1KS22EC018	ASHWINI P	F		ashwinip.hsd@gmail.com	7411810376	Parameshwara ppa .H	9740241045	Manjula.R	9606309281		A
19	1KS22EC019	AVINASH	M		avinashshankarshetty@gmail.com	9902256170	Vaijinath	9980744436	Kanyakumari	9902256170		A
20	1KS22EC020	AYYAJI MADHAV H N	M		ayyajimadahavahn@gmail.com	7204579261	Nagaraja hn	9481586471	Anupama hn	9901962791		A
21	1KS22EC021	BHOOMIKA D	F		bhoomibrunda@gmail.com	8951122393	Doddaputtaiah	9739692703	Pushpa	9916813239		A
22	1KS22EC022	C RAHUL	M		rahulchidananda22@gmail.com	9845798437	V J Chidananda	9845153276	M G Geetha	9731106977		A
23	1KS22EC023	CHERUKURU HARIKA	F		cherukuruharika017@gmail.com	8978482702	C Madhu Naidu	6303883689	C Geetha	7997921190		A
24	1KS22EC024	CHETAN S P	M		spchetan03@gmail.com	9901100216	B. S. PRASANNA	9901100216	D. Deviramma	-		A
25	1KS22EC025	CHETHAN A G	M		chethan.a.gowda369@gmail.com	6360238499	Ashok G	9448883270	Asha MK	7847903270		A

26	1KS22EC026	CHIDAMBAR PRABHAKAR MUNAVALLI	M		chidambarmunavalli919@gmail.com	8867465195	Prabhakar	8867465195	Pallavi	8867465195		A
27	1KS22EC027	CHINMAY SHEELWANTH			Chinmaysheelvant@gmail.com	8217545194	Umesh sheelvant	9343641008	Kirti sheelvant	9448586378		A
28	1KS22EC028	D N MITHUN	M		dnmithunn17@gmail.com	9686468572	D G Nagaraj	9141703099	Manjula	9141703099		A
29	1KS22EC029	DARAPANENI ARUN CHOWDARY	M		arunchowdarydarapaneni2229@gmail.com	9014092906	D Murali	9573135002	D Prabhavathi	6301322526		A
30	1KS22EC030	DARSHAN GOWDA M K	M		drashangowda0101@gmail.com	9740242694	Kumara	7338300980	Rajamma	9740242694		A
31	1KS22EC031	DEEKSHA S REDDY	F		deekshasreddy159@gmail.com	9035869497	Srinivas Reddy A	9164543858	Shobha S	9483535414		A
32	1KS22EC032	DEEKSHA T S	F		deekshasgowda104@gmail.com	9113928651	Srikanta T N	9164746905	Manjula M	9008811779		A
33	1KS22EC033	DINESH N	M		dineshswag255@gmail.com	8861536213	Nataraj.K	8123337175	Mangamma.N	9880428624		A
34	1KS22EC034	GAGAN V S	M		gaganvs773@gmail.com	9900879113	Shekar SM	9945090272	Vinoda k	9008149863		A
35	1KS22EC035	GAGANA S	F		gaganas374@gmail.com	7019162869	R shamanna	8495914225	G Shakuntala	9686762678		A
36	1KS22EC036	GAYATHRI DEVI B	F		gayathrideviburugupalli1911@gmail.com	9591828253	Bhagyaraju.B	9449995651	Seetha rathnam.B	9113996126		A
37	1KS22EC037	GEHENA B S	F		bgehena@gmail.com	8792805484	Sunil Kumar K	9986449186	Deepa	8792805484		A
38	1KS22EC038	GONUGUNTLA DEEPA SREE	F		Deepikagonuguntla543@gmail.com	9502408509	G. Yerriswami	8008844987	G. Nagamani	9502408509		A
39	1KS22EC039	GOWTHAM M	M		mg9082@gmail.com	7348865071	Mohan babu R	9353363596	Sharadamma	No mobile		A

40	1KS22EC040	GUNTURU DEEKSHITHA	F		deekshithagunturu16@gmail.com	8309002057	Ramesh. G	9849446808	Padmaja.G	6301592966		A
41	1KS22EC041	HARISH M V	M		mvharishyadav@gmail.com	9972883671	M Edukondalu Venkatesh	9845080721	M Chittemma	9632390112		A
42	1KS22EC042	HARSHAN M J	M		harshanmjharshan@gmail.com	7019544730	Jagadeesha	9902162598	Nethravathi	9731240642		A
43	1KS22EC043	HITHA S M	F		hithasm93272@gmail.com	7022140376	Muralidhara SN	9449031356	Shreekala KM	9844197796		A
44	1KS22EC044	INCHARA C	F		inchara1310@gmail.com	7619584684	Chandra Setty G C	9945158543	Kavitha B K	9448833781		A
45	1KS22EC045	K VAMSHIKRISHNA	M		vamshikrishna20031004@gmail.com	9972257642	K Shivakumar	9448729740	K Padmavati	6363553228		A
46	1KS22EC046	KANDRA AMARENDRA	M		amarendrakandra@gmail.com	9182764671	Hanumantha reddy .k	9908609826	Saritha	9182764671		A
47	1KS22EC047	KARTHIK D	M		Karthikdnaidu@gmail.com	8792577062	Dayanand K	9902544124	Roopa S	9972114440		A
48	1KS22EC048	KAVYA G	F		kavyagowda1009@gmail.com	8073089301	V .Gopal	9986149910	Uma .S	9986926308		A
49	1KS22EC049	KEERTHANA K	F		keerthanakullegowda@gmail.com	9019313755	Kullegowda M C	8431633329	Padma H N	7019472423		A
50	1KS22EC050	KIRAN G	M		Kiran.gmarch29@gmail.com	7338689357	GURUMURTHY C K	9740863017	PUSHPA	9686956319		A
51	1KS22EC051	KISHAN V	M		kishanvkvg2004@gmail.com	9632840117	K veerabhadre gowda	9845322957	Roopa	9845243956		A
52	1KS22EC052	LAKSHMI M	F		lakshmi.munirajub100@gmail.com	6360603824	Muniraju. B	9972293348	Reddamma.K.S	8553143088		A
53	1KS22EC053	LAKSHMI P	F		lakshmipgowda3@gmail.com	7975792953	Puttarajaiah M	8431582012	Aruna K	7411878954		A

54	1KS22EC054	LEKHANA B H	F		lekhanabh.hoyruc.1@gmail.com	6360062147	Hemaraju BH	6360062147	Nagarathna R	9035642496		A
55	1KS22EC055	LOHITH YAADAV R	M		lohi2901@gmail.com	9353344082	Ramesh Kumar B	9742328207	Mohana Priya H	9902377559		A
56	1KS22EC056	M JAYASURRYA	M		jayasurryam7@gmail.com	9886199909	Manivannan	9886199909	Lavanya	9663375263		A
57	1KS22EC057	MADHAM PURUSHOTHAM	M		Mpurushotham539@gmail.com	7330707454	M SUBBARAYUDU	9989258903	M CHANDRIKA	8125949541		A
58	1KS22EC058	MADHU HAROMUCHADI	F		Madhuharomuchadi@gmail.com	7019653516	Malleshappa haromuchadi	9980928754	Nagaratna haromuchadi	8971302521		A
59	1KS22EC059	MALLEMPUTA SUSHMITHA	F		sushmitharamesh72@gmail.com	6301694158	Ramesh Babu	6302113472	Maheshwari	7013284322		A
60	1KS22EC060	MALLIKARJUNA SWAMY N	M		mallikarjunhadli7@gmail.com	8217293663	Nanjunda swamy M	9620543589	Rani AM	9886736159		A
61	1KS22EC061	MANASA CHOWDARY	F		chowdarymanasa758@gmail.com	8310482196	Chandrasekhar	9448940432	Kavitha	9353948429		A
62	1KS22EC062	MANOJKUMAR N	M		nageshnagesh2762@gmail.com	9110457928	Nagesha G	9110457928	Renukamma	9110457928		A
63	1KS22EC063	MEGHANA S R	F		meghanasr42@gmail.com	7483240115	Ranganath S G	9611260017	Dhanalakshmi C	8618826095		A
64	1KS22EC064	MEGHARAJ C M	M		megharajcm2@gmail.com	9380521330	Mohanraj.c	9448233568	Jayanthi.c	8892243982		A
65	1KS22EC065	MOHAMMED TAHA	M		mdt91141@gmail.com	8095418276	Mohamed Tauqeer	9972044736	Shabana k	9986244736		A
66	1KS22EC066	MONIKA H N	F		monikahn20@gmail.com	6364637740	Nagaraju	9880484852	Geetha	8904116374		A
67	1KS22EC067	MONISHA B N	F		monishaammoo@gmail.com	8904854969	Nagaraju	8088844675	Padma S	9742009039		A

68	1KS22EC068	NALLANI HEMA	F		Nallani hema@gmail.com	9963093451	Nallani sreenivasulu	9959669329	Nallani pushpavathy	6303344071		A
69	1KS22EC069	NEHA M	F		nehamchinnu334@gmail.com	8762411710	Mahesh K C	9449721892	Girija G	9449358269		A
70	1KS22EC070	NISARGA M	F		nisargamanjunath2004@gmail.com	7019277474	Manjunatha	9663820424	Roopa	9663820474		A
71	1KS22EC071	NITHYASHREE V L	F		vnithyashree@gmail.com	9110233964	Lakshminath. V.S	9845610219	Rama.V.L	7829559465		B
72	1KS22EC072	PAVANA C	F		prcreddy83@gmail.com	9036186504	Chandra. P. R	8277161783	B. G manjulamma	8277161783		B
73	1KS22EC073	POOJA V	F		poojav0513@gmail.com	8310210859	Veeragangaiah	9731900928	Shivalingamma	7411151223		B
74	1KS22EC074	PRAJWAL P	M		prajwalp1875@gmail.com	8904024081	Prabhu	9980508127	Pushpa	8904024081		B
75	1KS22EC075	PRANAV RAJATH	M		pranavpreran@gmail.com	9620058056	Ravi me	9242767585	Kavitha c	7406721396		B
76	1KS22EC076	PREKSHITHA S	F		prekshithasrinivas3@gmail.com	6362044830	Srinivas	953573133	Bhagya	7899342382		B
77	1KS22EC077	RACHANA JAGANNATH	F		rachanajagannath@gmail.com	9886844284	TS Jagannath	9886649528	BS Gayatri Devi	9886749528		B
78	1KS22EC078	RAGHU H M	M		raguraguhm@gmail.com	9880078019	Mahadeva	8867479079	Savitha	-		B
79	1KS22EC079	RAKSHITA M B	F		rakshitamb04@gmail.com	7016149752	Bhaskar M.R	8154859343	Chethana Bhaskar	7975623792		B
80	1KS22EC080	RANJITH GOWDA K	M		ranjithgowda7979@gmail.com	8217355374	Krishna Murthy AM	8867738621	Suvarna c	9945446375		B
81	1KS22EC081	ROHITH D YADAV	M		rohithyadav6424@gmail.com	+916360361939	Dayananda s	9902593159	Dhanalakshmi K	9663135801		B

82	1KS22EC082	ROHITH M	M		rohith2004m@gmail.com	9880501093	Mahesh V	8884707707	Saraswathi bai	8884606606		B
83	1KS22EC083	SACHIN BASAPPA BABANNAVAR	M		babannavarsachin18@gmail.com	8105071188	BASAPPA K BABANNAVAR	7259952909	SANGEETA B BABANNAVAR	---		B
84	1KS22EC084	SAHANA K R	F		kr.sahana2004@gmail.com	6364063939	Raghavendra Kumar KS	9741924980	Manasa KK	9945974476		B
85	1KS22EC085	SAHANA N R	M		sahananr01@gmail.com	9110207263	N. Reddy Kumar	7019442704	S . Aparna	9110214608		B
86	1KS22EC086	SAHANA T BASANAGOUDRA	F		sahanatb0311@gmail.com	8073075780	Topanagouda	9741244975	Kavita	8884949992		B
87	1KS22EC087	SARIKA S	F		Sarikanaidu2004@gmail.com	8431668175	Shankar naidu c	9845870102	Padma s	9380012324		B
88	1KS22EC088	SHALINI S	F		shalinisubramanigr1154@gmail.com	8123939884	Subramani G R	9008928983	Adi Lakshmi M J	8050542060		B
89	1KS22EC089	SHASHANK C	M		shashankchikkanna@gmail.com	8867480346	Chikkanna	9448045430	Lakshmi	9902654917		B
90	1KS22EC090	SHILPA T R	F		22shilpa30@gmail.com	6381272275	Ramamoorthy T D	9943915520	Dhachayani N R	9047677602		B
91	1KS22EC091	SHRAVANI G V	F		shravanigv767@gmail.com	8951671697	Vijay k s	9482511282	Uma	9482511282		B
92	1KS22EC092	SHREE HARSHITHA S	F		shreeharshitha1928@gmail.com	9741565174	Srinivas.A	9731136238	A.madhumathi	9739795299		B
93	1KS22EC093	SIDDHARTH SHARMA	M		siddharth89468@gmail.com	8696855431	Anjani kumar	8696855431	Sandhya sharma	8696855431		B
94	1KS22EC094	SINCHANA S S	F		sinchanasathyamurthy@gmail.com	7411346399	Sathyamurthy S V	9480323415	Nagarathna	9731132275		B
95	1KS22EC095	SNEHA	F		sneharaghu803@gmail.com	7975004377	Chandrakanth	9591955204	Vijayalaxmi	9663499798		B

96	1KS22EC096	SOUMYASHREE F SARAF	F		soumyasaraf2004@gmail.com	7760394876	Vijayalakshmi Saraf		Fakirappa S Saraf	9620914687		B
97	1KS22EC097	SOWJANYA RAI	F		sowjanya047@gmail.com	8618146390	Jayaprakash Rai	9901680706	Sandhya Rai	7619257561		B
98	1KS22EC098	SPOORTHY B	F		shobharaju062@gmail.com	9535181668	BASAVARAJU HS	9632038648	SHOBHA K	9535181668		B
99	1KS22EC099	SRUJAN H G	M		srujangowda564@gmail.com	7349401353	Gururaj H T	9483684360	Ranjitha H J	9480505513		B
100	1KS22EC100	SRUJAN KARANATH N	M		srujankaranath07@gmail.com	8660553837	Girish Kumar N	9242153720	Nagashree Girish	9731371171		B
101	1KS22EC101	SULAGNA MONDAL	F		sulagnamondal44@gmail.com	9019574953	Shashanka Mondal	8431684496	Jayanthi Mondal	9611146739		B
102	1KS22EC102	SUMANJALI K	F		sumanjalik30@gmail.com	8884251767	Mohan K	9845016261	Meera K	8884251767		B
103	1KS22EC103	SUNITA SHIVASHANKAR SALOTAGI	F		sunitashivashankar2004@gmail.com	9972499942	Shivashankar	9916262999	Savita	7022445554		B
104	1KS22EC104	SURYA R V	M		suryarvsuryareddy@gmail.com	9535306374	Ramesh S	9743171180	Veena M	9743171180		B
105	1KS22EC105	SWATHI S	F		swathiss771@gmail.com	9606801425	Senthil kumar	8970793547	A Sathiya	7892818875		B
106	1KS22EC106	TEJASWINI R	F		tejaswini.r1904@gmail.com	8147293814	Rajendra E Y	7259354599	Hemalatha R	9449153827		B
107	1KS22EC107	THANUSHREE M K	F		thanu272shree@gmail.com	8951284514	Kumara Swamy ME	97391 58866	Padhamamma	8861536213		B
108	1KS22EC108	TIRUMALA GANESH BHARADWAJ SHARMA	M		tirumalasharma9@gmail.com	9972918222	S.Anantha Narayan Sharma	7795095066	Rashmi.B.A	9945053330		B
109	1KS22EC109	UMME SARA	F		hanisara300@gmail.com	8147644661	Hidayath ullah	9980664399	Samreen tabbasum	6360129742		B

110	1KS22EC110	V LIKHITH	M		vlikhith679@gmail.com	9113896028	V Nagaraja gupta	9945641402	V jyothi	9036373819		B
111	1KS22EC111	VARDHAN GOWDA K N	M		vardhangowdakn@gmail.com	6361397417	Narayana	9686014281	Geetha	9686014281		B
112	1KS22EC112	VARSHA B C	F		gowdavarsha586@gmail.com	9845820115	Chandrashekar BC	8088874737	Pankaja	8088874737		B
113	1KS22EC113	VARSHINI S	F		varshinis860@gmail.com	9108378191	Shivalingegowda S L	9902872595	Savitha G D	9980691231		B
114	1KS22EC114	VARUN	M		vkul412@gmail.com	7795747512	Manohar Rao Kulkarni	9731492002	Kavita Kulkarni	9380942421		B
115	1KS22EC115	VARUN RAYAPATI R	M		varunrayapati2004@gmail.com	9972528440	Raghvendra R K	9845779800	Sindhu M L	9972528440		B
116	1KS22EC116	VEDASHREE M	F		vedashree.mmnaidu@gmail.com	9740647879	M.Munirajulu naidu	9741581738	M.Sujatha	9480064501		B
117	1KS22EC117	VIDYASHREE H	F		Vidya.jk2003@gmail.com	97427 22262	Harish.K.S	9740354909	Jyothi k s	8073924239		B
118	1KS22EC118	VIJAYKUMAR SHANMUKHAYYA NAVALAGIMATH	M		victoryprince007@gmail.com	8147258079	Shanmukhaya Navalagimath	9591418077	Rachavva Navalagimath	9591418077		B
119	1KS22EC119	VIKAS K S	M		viki39884@gmail.com	7204372952	Shivalingegowda	7204372952	Jyothi	7204372952		B
120	1KS22EC120	VISHWANATH B S	M		vishuvishwanath2734@gmail.com	6363437082	SATHYA	7406866626	VANAJA	7899930951		B
121	1KS22EC121	VISHWANATH VEERAPUR	M		vishwanathveerapur34@gmail.com	8050229357	Mallikarjun	9686609996	Kalavati	9606128234		B
122	1KS22EC122	VISHWAS M K	M		vishwasvishwa227@gmail.com	8431712121	Kumar	9844205672	Geetha	8431712121		B
123	1KS22EC123	VIVEK M S	M		vivekishu72@gmail.com	8073973038	Murthy Mahadeva Naik .G	9482522918	S Shaila Bai	9743646525		B

124	1KS22EC124	VIVEK RAJ B	M		Vivekrajb1211@gmail.com	9902991211	Bharani kumar raju	9986250486	Sirisha b	7892195342		B
125	1KS22EC125	YASHAVANTHA S	F		yashwanthsy80@gmail.com	9019832257	Shankar.B	9019832257	Dakshayini	9019832257		B
126	1KS22EC126	YASHWANTH P V	M		yashwanthpv7022@gmail.com	7022297805	Venkatesh PV	9448054008	Subhashini	9448054008		B

III SEMESTER TIME TABLE FOR THE YEAR 2023 (OD) SEMESTER)

W.E.F. : 15/11/2023

CLASS TEACHER : Mrs. Bhargavi Ananth

SEC : 'B'

CLASS ROOM : OB LH 203

PERIOD	1	2	10.20 AM 10.35 AM	3	4	12.25 PM 1.15 PM	5	6	7	
TIME DAY	8.30 AM 9.25 AM	9.25 AM 10.20 AM		10.35 AM 11.30 AM	11.30 AM 12.25 PM		1.15 PM 2.10 PM	2.10 PM 3.05 PM	3.05 PM 4.00 PM	3.05 PM 4.00 PM
MON	EP&C (BEC303)	DSDV (BEC302)	T E A B R E A K	NA (BEC304)	Maths (BMATEC301)	L U N C H B R E A K	DSDV LAB (BEC302) - B1 ← A&DSD LAB (BECL305) - B3 → EP&C LAB (BEC303) - B2			
TUE	CO&A (BEC306C)	DSDV (BEC302)		Maths (BMATEC301)	EP&C (BEC303)		LABVIEW LAB (BEC358A)			
WED	CO&A (BEC306C)	Maths (BMATEC301)		DSDV (BEC302)	NA (BEC304)		DSDV LAB (BEC302) - B2 ← A&DSD LAB (BECL305) - B1 → EP&C LAB (BEC303) - B3			
THU	Maths (BMATEC301)	EP&C (BEC303)		NA (BEC304)	CO&A (BEC306C)		DSDV (BEC302)	SC&R (BSCK307)	NSS (BNSK359) /SPORTS BPEK359/ Yoga (BYOK359)	
FRI	← DSDV LAB (BEC302) - B3 A&DSD LAB (BECL305) - B2 EP&C LAB (BEC303) - B1 →			CO&A (BEC306C)	EP&C (BEC303)		NA (BEC304)	NSS (BNSK359) /SPORTS BPEK359/ Yoga (BYOK359)		

Sub-Code	Subject Name	Faculty Name
BMATEC301	AV Mathematics-III for EC Engineeri	Mr. Naveen
BEC302	Digital System Design using Verilog	Mrs. Bhargavi Ananth
BEC303	Electronic Principles and Circuits	Dr. Devika B
BEC304	Network Analysis	Mr. Christo Jain
BECL305	Analog and Digital Systems Design Lab	Mr. Satish Kumar B, Mrs. Suma Santhosh
BEC306C	Computer Organization and Architecture [Engineering Science Course Elective]	Mrs. Priyadarshini V
BSCK307	Social Connect and Responsibility	Dr. Sangappa S B
BEC358A	LABVIEW Programming (Ability Enhancement Course/Skill Enhancement Course- III)	Mrs. Bhargavi Ananth , Mr. Naveen Kumar S, Dr. Electa Alice Jayarani A , Mrs. Radhika T S
BEC302	Digital System Design using Verilog [Theory Lab]	Mrs. Bhargavi Ananth , Mrs. Anita P , Mr. Naveen Kumar S,
BEC303	Electronic Principles and Circuits [Theory Lab]	Mrs. Ramya K R, Mrs. Vishalini Divakar
BNSK359	National Service Scheme (NSS)	Mr. Naveen
BPEK359	Physical Education (PE) (Sports and Athletics)	Mr. Shiva Prakash
BYOK359	Yoga	

Time Table Co-ordinator

H/ AD OF THE DEPARTMENT
Dept. of Electronics & Communication Engg
K.S. Institute of Technology
Bengaluru - 560 109

Principal
PRINCIPAL
K.S. INSTITUTE OF TECHNOLOGY
BENGALURU - 560 109.



K.S.I.T

K.S. INSTITUTE OF TECHNOLOGY, BANGALORE -109
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
INDIVIDUAL TIME TABLE FOR THE YEAR - 2023 (ODD SEMESTER)

W.E.F. : 25/10/2023

NAME OF THE FACULTY : Mrs. BHARGAVI ANANTH

DESIGNATION: ASSISTANT PROFESSOR

PERIOD	1	2	3	4	5	6	7		
TIME DAY	8.30 AM 9.25 AM	9.25 AM 10.20 AM	10.20 AM 10.35 AM	10.35 AM 11.30 AM	11.30 AM 12.25 PM	12.25 PM 1.15 PM	1.15 PM 2.10 PM	2.10 PM 3.05 PM	3.05 PM 4.00 PM
MON		DSDV (BEC302)-B	T E R A			L U N C H B R E A K	← DSDV LAB (BEC302) - B1 →		
TUE		DSDV (BEC302)-B					← LABVIEW LAB (BEC358A) →		
WED	← DSDV(BEC302)-B DSDV LAB (BEC302) - A2 →						← DSDV LAB (BEC302) - B2 →		
THU			E A K				DSDV (BEC302)-B		
FRI	← DSDV LAB (BEC302) - B3 →						← LABVIEW LAB (BEC358A) →		

	Subject Code	Subject Name	Sem	Section	Work Load
Subject 1	BEC302	Digital System Design using Verilog	III	B	4
Lab -1	BEC302	Digital System Design using Verilog (Theory Lab)	III	A&B	12
Lab-2	BEC358A	LABVIEW Programing (Ability Enhancement Course/Skill Enhancement Course- III)	III	A&B	6
Project	1SECP78	Project Work Phase - 1			2 +2 (Time table)

ADDITIONAL WORK: MENTORING AND OTHERS

TOTAL LOAD= 26 Hrs/Week

[Signature]
Time Table Co-ordinator

[Signature]
HOD
HEAD OF THE DEPARTMENT
Dept. of Electronics & Communication Engg
K.S. Institute of Technology
Bengaluru - 560 109

[Signature]
Principal
PRINCIPAL
K.S. INSTITUTE OF TECHNOLOGY
BENGALURU - 560 109.

**K S I T**
K. S. INSTITUTE OF TECHNOLOGY

K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakapura Main Road, Bengaluru-5600109

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

CO-PO MAPPING: DIGITAL SYSTEM DESIGN USING VERILOG

Course: Digital System Design using Verilog		Course Code: BEC302	Type: IPCC	
Course In charge : Bhargavi Ananth/Naveen Kumar S			Academic year: 2023-24	
No of Hours per week				
Theory (Lecture Class)	Practical/Field Work/Allied Activities	Total/Week		Total teaching hours
4	0	4		50
Marks				
Internal Assessment	Examination	Total	Credits	
50	50	100	4	
<u>Aim/Objective of the Course:</u>				
This Course will enable students to:				
<ol style="list-style-type: none"> To impart the concepts of simplifying Boolean expression using K-map techniques and QuineMcCluskey minimization techniques To impart the concepts of designing and analyzing combinational logic circuits. To impart design methods and analysis of sequential logic circuits.. To impart the concepts of Verilog HDL-data flow and behavioural models for the design of digital systems. 				
Course Learning Outcomes:				
After completing the course, the students will be able to,				Bloom's Level
BEC302.1	Make use of K-Maps and Quine- Macluskey Techniques to simplify the Boolean functions.			K3[Applying]
BEC302.2	Make use of Verilog operators and data types to develop the Verilog programs using data flow description style.			K3[Applying]
BEC302.3	Apply the concepts of combinational logic to build digital circuits using MSI Components and PLD'S.			K3[Applying]
BEC302.4	Make use of the concepts of flip flops to build the sequential circuits.			K3[Applying]
BEC302.5	Apply the concepts of behavioral and structural descriptions to develop Verilog programs for digital circuits.			K3[Applying]
Syllabus Content:				
Module 1: Principles of Combinational Logic: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps- up to 4 variables, Quine-McCluskey Minimization Technique. Quine-McCluskey using Don't Care Terms.				CO1 8 hrs PO1-3 PO2-3 PO3-3 PO4-2 PO5-3
LO: At the end of this session the student will be able to,				

<ol style="list-style-type: none"> 1. Understand the meaning of combinational circuits 2. Generate the switching equations for the given requirement 3. Simplify the switching expression obtained so that logic circuit can be obtained with minimum number of gates 	PO9 -2 PO10-2 PO12-2 PSO1-3 PSO2-2
<p>Module2 Logic Design with MSI Components and Programmable Logic Devices: Binary Adders and Subtractors, Comparators, Decoders, Encoders, Multiplexers, Programmable Logic Devices (PLDs)</p> <p>LO: At the end of this session the student will be able to,</p> <ol style="list-style-type: none"> 1. Understand the designing of combinational logic circuits 2. Need of programmable logic devices for building logic circuits Building of logic circuits using PLD's. 	CO20 8 hrs PO1-3 PO2-3 PO3-3 PO4-2 PO5-3 PO9 -2 PO10-2 PO12-2 PSO1-3 PSO2-2
<p>Module 3 Flip-Flops and its Applications: The Master-Slave Flip-flops (Pulse-Triggered flip-flops): SR flip-flops, JK flip flops, Characteristic equations, Registers, Binary Ripple Counters, Synchronous Binary Counters, Counters based on Shift Registers, Design of Synchronous mod-n Counter using clocked T, JK, D and SR flip-flops.</p> <p>LO: At the end of this session the student will be able to,</p> <ol style="list-style-type: none"> 1. Understand the working of different types of flip flops. 2. Identify the characteristic equation for the flip flops 3. Designing of sequential circuits using flip flops 	CO3 8 hrs PO1-3 PO2-3 PO3-3 PO4-2 PO5-3 PO9 -2 PO10-2 PO12-2 PSO1-3 PSO2-2
<p>Module 4 Introduction to Verilog: Structure of Verilog module, Operators, Data Types, Styles of Description.) Verilog Data flow description: Highlights of Data flow description, Structure of Data flow description</p> <p>LO: At the end of this session the student will be able to,</p> <ol style="list-style-type: none"> 1. Understand the basics of Verilog 2. Different types of descriptions in verilog 3. Understand the structure of different types of data flow description 	CO4 8 hrs PO1-3 PO2-3 PO3-3 PO4-2 PO5-3 PO9 -2 PO10-2 PO12-2 PSO1-3 PSO2-2
<p>Module 5: Verilog Behavioural description: Structure, Variable Assignment Statement, Sequential Statements, Loop Statements, Verilog Behavioural Description of Multiplexers (2:1, 4:1, 8:1). (Verilog Structural description: Highlights of Structural description, Organization of structural description, Structural description of ripple carry adder</p> <p>LO: At the end of this session the student will be able to,</p> <ol style="list-style-type: none"> 1. Understand the use of sequential statements and loop statements 2. Make use of Behavioural description for designing multiplexers 3. Make use of Structural description for designing ripple carry adder 	CO5 8 hrs PO1-3 PO2-3 PO3-3 PO4-2 PO5-3 PO9 -2 PO10-2 PO12-2 PSO1-3 PSO2-2
<p>Text Books:</p> <ul style="list-style-type: none"> • Digital Logic Applications and Design by John M Yarbrough, Thomson Learning, 2001 • Digital Principles and Design by Donald D Givone, McGraw Hill, Publications • HDL Programming VHDL and Verilog by Nazeih M Botros, 2009 reprint, Dreamtech press 	

<p>Reference Books:</p> <ul style="list-style-type: none"> • Fundamentals of logic design, by Charles H Roth Jr., Cengage Learning • Logic Design, by Sudhakar Samuel, Pearson/ Sanguine, • Fundamentals of HDL, by Cyril P R, Pearson/Sanguine 2010 			
<p>Useful websites:</p> <ul style="list-style-type: none"> • https://www.digitalelectronicsdeeds.com • https://www.digitalsystemdesign.in • https://www.allaboutcircuits.com 			
<p>Useful Journals</p> <ul style="list-style-type: none"> • International Journal of Digital Electronics • International Journal of Microelectronics and Digital integrated circuits • Journal of Digital Integrated Circuits in Electrical Engineering 			
<p>Teaching and Learning Methods:</p> <ol style="list-style-type: none"> 1. Lecture class: 40 hrs. 2. Self-study: 4hrs. 3. Lab Sessions: 13 Lab Slots 			
<p>Type of test/examination: Written examination: Continuous Internal Evaluation(CIE) : 50 Marks (a)Theory Component 20 marks (Average of best two tests will be considered out of three tests) 10 marks (Average of two assignment marks) (b) Practical Component 15 marks (Average of write up and conduction of 12 lab experiments) 05 marks (Test will be conducted for 50 marks and scaled down to 05 marks) Test Duration: 180 minutes</p> <p>Semester End Exam(SEE) :50 marks (students have to answer all main questions for 100 marks and scaled down to 50) Examination duration: 3 hrs</p>			
<p>CO - PO MAPPING</p> <table border="1" data-bbox="203 1198 1291 1400"> <tr> <td data-bbox="203 1198 730 1400"> <p>PO1: Science and engineering Knowledge PO2: Problem Analysis PO3: Design & Development PO4: Investigations of Complex Problems PO5: Modern Tool Usage</p> </td> <td data-bbox="730 1198 1291 1400"> <p>PO6: Engineer & Society PO7: Environment and Sustainability PO8: Ethics PO9: Individual & Team Work PO10: Communication PO11: Project Management & Finance PO12: Life long Learning</p> </td> </tr> </table> <p>PSO1: Graduate should be able to understand the fundamentals in the field of Electronics & Communication and apply the same to various areas like Signal Processing embedded systems, Communication & Semiconductor technology.</p> <p>PSO2: Graduate will demonstrate the ability to design, develop solutions for Problems in Electronics Communication Engineering using hardware and software tools with social concerns.</p>	<p>PO1: Science and engineering Knowledge PO2: Problem Analysis PO3: Design & Development PO4: Investigations of Complex Problems PO5: Modern Tool Usage</p>	<p>PO6: Engineer & Society PO7: Environment and Sustainability PO8: Ethics PO9: Individual & Team Work PO10: Communication PO11: Project Management & Finance PO12: Life long Learning</p>	
<p>PO1: Science and engineering Knowledge PO2: Problem Analysis PO3: Design & Development PO4: Investigations of Complex Problems PO5: Modern Tool Usage</p>	<p>PO6: Engineer & Society PO7: Environment and Sustainability PO8: Ethics PO9: Individual & Team Work PO10: Communication PO11: Project Management & Finance PO12: Life long Learning</p>		

CO PO Mapping details for Academic Syllabus

CO BEC302	Bloom's Level	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	P O9	PO 10	PO 11	PO 12	PS O1	PS O2
BEC302.1	K3	3	3	3	-	3	-	-	2	2	2	-	2	3	2
BEC302.2	K3	3	3	3	-	3	-	-	2	2	2	-	2	3	2
BEC302.3	K3	3	3	3	-	3	-	-	2	2	2	-	2	3	2
BEC302.4	K3	3	3	3	-	3	-	-	2	2	2	-	2	3	2
BEC302.5	K3	3	3	3	-	3	-	-	2	2	2	-	2	3	2
BEC302 (Before CBS)		3	3	3	-	3	-	-	2	2	2	-	2	3	2

CO PO Mapping details with Content Beyond Syllabus

CO BEC302	Bloom's Level	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	P O9	PO 10	PO 11	PO 12	PS O1	PS O2
BEC302.1	K3	3	3	3	-	3	-	-	2	2	3	-	2	3	3
BEC302.2	K3	3	3	3	2	3	-	-	2	2	3	-	2	3	3
BEC302.3	K3	3	3	3	-	3	-	-	2	2	3	-	2	3	3
BEC302.4	K3	3	3	3	-	3	-	-	2	2	3	-	2	3	3
BEC302.5	K3	3	3	3	2	3	-	-	2	2	3	-	2	3	3
BEC302 (After CBS)		3	3	3	2	3	-	-	2	2	3	-	2	3	3

CO PO mapping for the events conducted after gap identification

Sl. No.	Gap Identification	Activity Planned to fill the gap	CO	Relevant PO Mapping
1	PO4,PO6, PO7, PO8, PO9,PO11	Code Debugging	CO1, CO2, CO3, CO4, CO5	PO4, PO10, PSO2

CO-PO MAPPING Justification Table

Sl No.	CO	PO	Number Of Key Elements of PO Mapped To CO	Justification
CO1: Construct the truth table for the given statement and obtain the simplified logical expression				
1.	CO1	1	The students will be able to gain <ul style="list-style-type: none"> • Knowledge of Mathematics • Knowledge in Specific Engg. Problem & To Find Solution 	3 Keywords Are Mapped Hence Strength Is 3
2.		2	The students will be able to <ul style="list-style-type: none"> • Identify • Formulate • Analyse the Problems 	3
3		3	The students will be able to gain <ul style="list-style-type: none"> • Design system components or processes Design solutions for problems 	3
4		5	The students will be able to <ul style="list-style-type: none"> • Design solution for complex activities • Apply appropriate techniques Use modern tools 	3
5		8	The students will be able to Follow ethical practices in the lab	2
6		9	The students will be able to work effectively in multidisciplinary as <ul style="list-style-type: none"> • Individual In a Team 	2
7		10	The students will be able to <ul style="list-style-type: none"> • Communicate through documentation 	3
8		12	The students will be able to engage in knowledge up gradation through <ul style="list-style-type: none"> • Independent learning • Lifelong learning 	2
9		PSO1	The students will be able to understand the fundamentals of Electronics & Communication Engineering which can be used in <ul style="list-style-type: none"> • Embedded system • Semiconductor Technology 	3

10		PSO2	The students will have the ability to <ul style="list-style-type: none"> • Design a tool for societal concern • Develop solutions for hardware/software tools 	3
CO2: Identify the basics of Verilog operators and data types and write the programs using data flow description				
11	CO2	1	The students will be able to gain the <ul style="list-style-type: none"> • Knowledge Of Mathematics • Knowledge Of Science, • Knowledge In Specific Engg. Problem & To Find Solution 	3
12		2	The students will be able to <ul style="list-style-type: none"> • Identify • Formulate • Analyse Complex Engineering Problems 	3
13		3	The students will be able to gain <ul style="list-style-type: none"> • Design system components or processes Design solutions for problems 	3
14		4	The students will be able to <ul style="list-style-type: none"> • Analysis and interpret the data 	2
15		5	The students will be able to <ul style="list-style-type: none"> • Design solution for complex activities • Apply appropriate techniques Use modern tools 	3
16		8	The students will be able to Follow ethical practices in the lab	2
17		9	The students will be able to work effectively in multidisciplinary as <ul style="list-style-type: none"> • Individual In a Team 	2
18		10	The students will be able to <ul style="list-style-type: none"> • Design documentation • Make effective presentation 	3
19		12	The students will be able to engage in knowledge upgradation through <ul style="list-style-type: none"> • Independent learning Lifelong learning 	2
20		PSO1	The students will be able to gain the knowledge in the fundamentals of ECE in <ul style="list-style-type: none"> • Signal Processing • Embedded systems • Communication • Semiconductor Technology 	3
21		PSO2	The students will have the ability to <ul style="list-style-type: none"> • Design a tool for societal concern • Develop solutions for hardware/software tools 	3
CO3: Apply the concepts of combinational logical circuits to design the digital circuits and build using MSI Components and PLD'S.				

22	CO3	1	<p>The students will be able to gain the</p> <ul style="list-style-type: none"> • Knowledge Of Mathematics • Knowledge Of Science, • Knowledge In Specific Engg. Problem & To Find Solution 	3
23		2	<p>The students will be able to</p> <ul style="list-style-type: none"> • Identify • Formulate • Analyse Complex Engineering Problems 	3
24		3	<p>The students will be able to gain</p> <ul style="list-style-type: none"> • Design system components or processes • Design solutions for problems 	3
25		5	<p>The students will be able to</p> <ul style="list-style-type: none"> • Design solution for complex activities • Apply appropriate techniques Use modern tools 	3
26		8	<p>The students will be able to</p> <p>Follow ethical practices in the lab</p>	2
27		9	<p>The students will be able to work effectively in multidisciplinary as</p> <ul style="list-style-type: none"> • Individual In a Team 	2
28		10	<p>The students will be able to</p> <ul style="list-style-type: none"> • Communicate Effectively on complex Engg activities • Design documentation 	3
29		12	<p>The students will be able to engage in knowledge upgradation through</p> <ul style="list-style-type: none"> • Independent learning Lifelong learning 	2
30		PSO1	<p>The students will be able to gain the fundamentals of ECE in</p> <ul style="list-style-type: none"> • Embedded systems • Semiconductor Technology 	3
31		PSO2	<p>The students will be able to gain the ability to</p> <ul style="list-style-type: none"> • Design a tool for societal concern 	3
CO4: Make use of flip flops to build the sequential circuits.				
32	CO4	1	<p>The students will be able to gain the</p> <ul style="list-style-type: none"> • Knowledge Of Mathematics • Knowledge Of Science, • Knowledge In Specific Engg. Problem & To Find Solution 	3
33		2	<p>The students will be able to</p> <ul style="list-style-type: none"> • Identify • Formulate • Analyse Complex Engineering Problems 	3
34		3	<p>The students will be able to</p> <ul style="list-style-type: none"> • Design solutions for public health & safety • Design solutions for environmental considerations 	3

35		5	The students will be able to <ul style="list-style-type: none"> • Design solution for complex activities • Apply appropriate techniques Use modern tools 	3
36		8	The students will be able to Follow ethical practices in the lab	2
37		9	The students will be able to work effectively in multidisciplinary as <ul style="list-style-type: none"> • Individual In a Team 	2
38		10	The students will be able to <ul style="list-style-type: none"> • Communicate Effectively on complex Engg activities • Design documentation 	3
39		12	The students will gain the ability to engage in knowledge upgradation through <ul style="list-style-type: none"> • Independent learning • Lifelong learning 	2
40		PSO1	The students will be able to gain the knowledge in the fundamentals of ECE in <ul style="list-style-type: none"> • Signal Processing • Embedded systems • Communication • Semiconductor Technology 	3
41		PSO2	The students will be able to gain the ability to <ul style="list-style-type: none"> • Design a tool for societal concern • Develop solutions for hardware/software tools 	3
CO5: Apply the concepts of behavioral and structural descriptions to develop Verilog programs for digital circuits.				
42	CO5	1	The students will be able to gain <ul style="list-style-type: none"> • Knowledge Of Mathematics • Knowledge n Specific Engg. Problem • To find solution for the problems 	3 Keywords Are Mapped Hence Strength Is 3
43		2	The students will be able to <ul style="list-style-type: none"> • Identify • Formulate • Analyse Complex Engineering Problems 	3
44		3	The students will be able to <ul style="list-style-type: none"> • Design solutions for public health & safety • Design solutions for environmental considerations 	3
45		4	The students will be able to <ul style="list-style-type: none"> • Design the experiments • Analysis and interpret the data 	2
46		5	The students will be able to <ul style="list-style-type: none"> • Design solution for complex activities • Apply appropriate techniques Use modern tools 	3

47		8	The students will be able to Follow ethical practices in the lab	2
48		9	The students will be able to work effectively in multidisciplinary as <ul style="list-style-type: none"> • Individual In a Team 	2
49		10	The students will be able to <ul style="list-style-type: none"> • Communicate Effectively on complex Engg activities • Design documentation 	3
50		12	The students will have the ability to engage in knowledge upgradation through <ul style="list-style-type: none"> • Independent learning • Lifelong learning 	2
51		PSO1	The students will be able to gain the knowledge in the fundamentals of ECE in <ul style="list-style-type: none"> • Signal Processing • Embedded systems • Communication • Semiconductor Technology 	3
52		PSO2	The students will be able to gain the ability to <ul style="list-style-type: none"> • Design a tool for societal concern • Develop solutions for hardware/software tools 	3



Signature of Course In-charge

Signature of Module Coordinator



Signature of HOD-ECE



KS INSTITUTE OF TECHNOLOGY BANGALORE

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

NAME OF THE COURSE INCHARGE : Bhargavi Ananth
COURSE CODE/NAME :BEC302/DIGITAL SYSTEM DESIGN USING VERILOG
SEMESTER/YEAR/SEC :III/ II/B
ACADEMIC YEAR :2023-24


Sl. No.	Topic to be covered	Mode of Delivery	Teaching Aid	No. of Periods	Cumulative No. of Periods	Proposed Date (B)
1	Introduction to combinational logic. Definition of combinational logic	L	BB	1	1	22/11/23
2	Introduction to combinational logic. Definition of combinational logic	L	BB	1	2	22311/23
3	Canonical forms	L	BB	1	3	25/11/23
4	Canonical forms	L	BB	1	4	27/11/23
5	Generation of switching equations from truth tables	L	BB	1	5	28/11/23
6	Generation of switching equations from truth tables	L	BB	1	6	29/11/23
7	Karnaugh maps- up to 4 variables	L	BB	1	7	4/12/23
8	Quine-McCluskey Minimization Technique	L	BB	1	8	5/12/23
9	Quine-McCluskey using Don't Care Terms	L	BB	1	9	6/12/23
MODULE 4: Introduction to Verilog						
10	Structure of Verilog module	L	BB	1	10	7/12/23

11	Operators, Data Types	L	BB	1	11	9/12/23
12	Styles of Description	L	BB	1	12	11/12/23
13	Verilog Data flow description	L	BB	1	13	12/12/23
14	Highlights of Data flow description	L	BB	1	14	13/12/23
15	Highlights of Data flow description	L	BB	1	15	14/12/23
16	Highlights of Data flow description	L	BB	1	16	18/12/23
17	Structure of Data flow description	L	BB	1	17	19/12/23
18	Structure of Data flow description	L	BB	1	18	20/12/23
MODULE 2: Logic Design with MSI Components and Programmable Logic Devices						
19	Binary Adders and Subtractors	L	BB	1	19	21/12/23
20	Comparators	L	BB	1	20	23/12/23
21	Decoders	L	BB	1	21	26/12/23
22	Decoders	L	BB	1	22	27/12/23
23	Encoders, Multiplexers,	L	BB	1	23	28/12/23
24	Encoders, Multiplexers,	L	BB	1	24	30/12/23
25	Programmable Logic Devices (PLDs)	L	BB	1	25	4/1/24
26	Programmable Logic Devices (PLDs)	L	BB	1	26	8/1/24
27	Revision	L	BB	1	27	9/1/24
MODULE 3: Flip-Flops and its Applications						
28	The Master-Slave Flip-flops (Pulse-Triggered flip-flops): SR flip-flops,	L	BB	1	28	10/1/24
29	Characteristic equations	L	BB	1	29	11/1/24
30	Registers	L	BB	1	30	13/1/24
31	Binary Ripple Counters	L	BB	1	31	16/1/24
32	Synchronous Binary Counters	L	BB	1	32	17/1/24
33	Synchronous Binary Counters	L	BB	1	33	18/1/24
34	Counters based on Shift Registers	L	BB	1	34	22/1/24
35	Design of Synchronous mod-n Counter using clocked T, JK, D and SR flip-flops.	L	BB	1	35	23/1/24
36	Design of Synchronous mod-n Counter	L	BB	1	36	24/1/24

	using clocked T, JK, D and SR flip-flops.					
MODULE 5: Verilog Behavioral description						
37	Structure	L	BB	1	37	25/1/24
38	Variable Assignment Statement	L	BB	1	38	27/1/24
39	Sequential Statements, Loop Statements	L	BB	1	39	29/1/24
40	Verilog Behavioral Description of Multiplexers	L	BB	1	40	30/1/24
41	Verilog Structural description	L	BB	1	41	31/1/24
42	Highlights of Structural description	L	BB	1	42	1/2/24
43	Organization of structural description	L	BB	1	43	5/2/24
44	Structural description of ripple carry adder	L	BB	1	44	6/2/24
45	Revision	L	BB	1	45	7/2/24



Signature of Course Incharge



Signature of Module Coordinator



Signature of HOD



K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakapura Main Road, Bengaluru-560109 DEPARTMENT
OF ELECTRONICS & COMMUNICATION ENGG

ACADEMIC YEAR : 2022-2023

FIRST ASSIGNMENT QUESTIONS

Academic Year	2022-23		
Batch	2021-2025		
Semester / Section	3/A & B		
Course Code-Title	Digital system design using Verilog BEC302		
Name of the Instructor	Mrs. BHARGAVI ANANTH Mr. NAVEEN KUMAR S	Dept	ECE

Sl.No	Assignment Questions	K Level	CO	Marks
1.	Solve the following using K Map $Y=f(a,b,c)=\sum m(1,3,5,6,7)$ $Y=f(w,x,y,z)=\pi M(2,3,4,6,7,10,11,12)$	K3 Applying	CO1	2
2	Solve the following using Quine McClusky Technique $R=f(a,b,c,d)=\sum m(2,3,4,5,13,15)+\sum md(8,9,10,11)$	K3 Applying	CO1	2
3	Explain Structure of Verilog Module and Verilog ports	K2 Understanding	CO2	2
4	Make use of Data Flow Description to write the Verilog code for the following expression $Y=(A+B).C'D$ $Y=AB+CD'$	K3 Applying	CO2	2
5	Construct the Circuit of 4 bit Carry Lookahead adder	K3 Applying	CO3	2



Faculty in charge

Module Coordinator


HOD



SCHEME AND SOLUTION OF ASSIGNMENT 1

Q.NO.	POINTS	MARKS																																								
1	<p>Solve using K map</p> <p>(a)  $y = f(a,b,c) = ab + c$</p> <p>(b)  $y = (x'+y+z)(w+y)(x+y')$</p>	2																																								
2	<p>Group Minterm</p> <table><thead><tr><th></th><th>a</th><th>b</th><th>c</th><th>d</th></tr></thead><tbody><tr><td>1 (2, 3)</td><td>0</td><td>0</td><td>1</td><td>-</td></tr><tr><td>(2, 10)</td><td>-</td><td>0</td><td>1</td><td>0</td></tr><tr><td>(4, 5)</td><td>0</td><td>1</td><td>0</td><td>-</td></tr><tr><td>(8, 9)</td><td>1</td><td>0</td><td>0</td><td>-</td></tr><tr><td>(8, 10)</td><td>1</td><td>0</td><td>-</td><td>0</td></tr><tr><td>(3, 11)</td><td>-</td><td>0</td><td>1</td><td>1</td></tr><tr><td>(5, 13)</td><td>-</td><td>1</td><td>0</td><td>1</td></tr></tbody></table> <p>eqn. = $bc + ad$</p>		a	b	c	d	1 (2, 3)	0	0	1	-	(2, 10)	-	0	1	0	(4, 5)	0	1	0	-	(8, 9)	1	0	0	-	(8, 10)	1	0	-	0	(3, 11)	-	0	1	1	(5, 13)	-	1	0	1	2
	a	b	c	d																																						
1 (2, 3)	0	0	1	-																																						
(2, 10)	-	0	1	0																																						
(4, 5)	0	1	0	-																																						
(8, 9)	1	0	0	-																																						
(8, 10)	1	0	-	0																																						
(3, 11)	-	0	1	1																																						
(5, 13)	-	1	0	1																																						
3	<p>Structure of Verilog – Body, Declaration Ports – input, output, inout</p>	2																																								
4	<pre>module exp1(input A, B, C, D, output y); assign y = (A&B) (C&(wD)); endmodule module exp2(input A, B, C, D, output y); assign y = (A B) & ((wE) & D); endmodule</pre>	2																																								

5



$$g_i = x_i y_i \quad p_i = x_i + y_i$$

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0 \quad c_2 = g_1 + p_1 c_1 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2 c_2 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

2

Course in charge

Module Coordinator

HOD



K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakapura Main Road, Bengaluru-560109

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGG

ACADEMIC YEAR : 2022-2023

SECOND ASSIGNMENT QUESTIONS

Academic Year	2022-23		
Batch	2021-2025		
Semester / Section	3/A & B		
Course Code-Title	Digital system design using Verilog BEC302		
Name of the Instructor	Mrs. BHARGAVI ANANTH Mr. NAVEEN KUMAR S	Dept	ECE

Sl.No	Assignment Questions	K Level	CO	Marks
1.	Design Mod-6 Counter for the sequence 0,2,3,6,5,1 using T flipflop	K3 Applying	CO3	2
2	Explain structure of data flow description with example	K3 Applying	CO4	2
3	Explain different types of Datatypes present in Verilog with an example	K3 Understanding	CO4	2
4	Explain the Structure of Verilog Behavioral description with an example	K3 Applying	CO5	2
5	Construct (Write) a Verilog code for 2:1 MUX using ELSE IF statement.	K3 Applying	CO5	2


Faculty in charge


Module Coordinator


HOD



SCHEME AND SOLUTION OF ASSIGNMENT 2

Q.NO.	POINTS	MARKS																																																																																																																																																			
1	<p>Excitation table for mod-6 Counter using T-flip flop</p> <table border="1"> <thead> <tr> <th colspan="3">Present state</th> <th colspan="3">Next state</th> <th colspan="3">Inputs to FF</th> </tr> <tr> <th>a_3</th> <th>a_2</th> <th>a_1</th> <th>a_3^+</th> <th>a_2^+</th> <th>a_1^+</th> <th>T_3</th> <th>T_2</th> <th>T_1</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> </tbody> </table> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>T_3</p> <table border="1"> <thead> <tr> <th>a_3</th> <th>a_2</th> <th>a_1</th> <th></th> <th></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>X</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>X</td><td>1</td></tr> </tbody> </table> <p>$T_3 = a_2 a_1 + a_3 \bar{a}_2$</p> </div> <div style="text-align: center;"> <p>T_2</p> <table border="1"> <thead> <tr> <th>a_3</th> <th>a_2</th> <th>a_1</th> <th></th> <th></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> </tbody> </table> <p>$T_2 = \bar{a}_2 \bar{a}_1 + a_3 a_1$</p> </div> </div> <div style="text-align: center;"> <p>T_1</p> <table border="1"> <thead> <tr> <th>a_3</th> <th>a_2</th> <th>a_1</th> <th></th> <th></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>X</td><td>1</td></tr> </tbody> </table> <p>$T_1 = a_2 + a_3 a_1$</p> </div> <p>Realization using the above equations</p>	Present state			Next state			Inputs to FF			a_3	a_2	a_1	a_3^+	a_2^+	a_1^+	T_3	T_2	T_1	0	0	0	0	1	0	0	1	0	0	1	0	0	1	1	0	0	1	0	1	1	1	1	0	1	0	1	1	1	0	1	0	1	0	1	1	1	0	1	0	0	1	1	0	0	0	0	1	0	0	0	0	0	1	a_3	a_2	a_1			0	0	0	1	0	0	1	0	X	1	0	1	1	X	0	1	1	0	X	1	a_3	a_2	a_1			0	0	0	1	0	0	1	0	0	0	0	1	1	X	1	1	1	0	0	1	a_3	a_2	a_1			0	0	0	1	1	0	1	0	1	1	0	1	1	X	1	1	1	0	X	1	2
Present state			Next state			Inputs to FF																																																																																																																																															
a_3	a_2	a_1	a_3^+	a_2^+	a_1^+	T_3	T_2	T_1																																																																																																																																													
0	0	0	0	1	0	0	1	0																																																																																																																																													
0	1	0	0	1	1	0	0	1																																																																																																																																													
0	1	1	1	1	0	1	0	1																																																																																																																																													
1	1	0	1	0	1	0	1	1																																																																																																																																													
1	0	1	0	0	1	1	0	0																																																																																																																																													
0	0	1	0	0	0	0	0	1																																																																																																																																													
a_3	a_2	a_1																																																																																																																																																			
0	0	0	1	0																																																																																																																																																	
0	1	0	X	1																																																																																																																																																	
0	1	1	X	0																																																																																																																																																	
1	1	0	X	1																																																																																																																																																	
a_3	a_2	a_1																																																																																																																																																			
0	0	0	1	0																																																																																																																																																	
0	1	0	0	0																																																																																																																																																	
0	1	1	X	1																																																																																																																																																	
1	1	0	0	1																																																																																																																																																	
a_3	a_2	a_1																																																																																																																																																			
0	0	0	1	1																																																																																																																																																	
0	1	0	1	1																																																																																																																																																	
0	1	1	X	1																																																																																																																																																	
1	1	0	X	1																																																																																																																																																	
2	<p>Structure of data-flow description</p> <ul style="list-style-type: none"> - Body, declaration, Ports - input, output, inact <p>example program</p>	2																																																																																																																																																			

Nets:

These are declared by the predefined word "wire". Nets values are change continuously by the circuits that are driving them. A wire represents a physical wire in a circuit and is used to connect gates or modules. The value of a wire can be read, but not assigned to, in a function or block. Verilog supports 4 values for nets.

Value	Net Definition	Reg
0	Logic 0(false)	Logic 0
1	Logic 1(true)	Logic 1
X	Unknown	Unknown
Z	High impedance	High impedance

Eg. Wire sum; // statement declares a net by name sum.

Wire s1=1'b0; // this statement declares a net by the name of s1; it is initial value 1 bit with value 0.

Registers: Registers store values until they are updated. They are data storage elements. Declared by the predefined word "reg" Verilog supports 4 values for registers. As shown in above table.

Eg reg sum_total; // declares a register by the name sum_total.

Vectors:

These are multiple bits. A reg or net can be declared as a vector. Vectors are declared by brackets [].

Eg. Wire [3:0] a=4'b1010;

Reg [7:0] total=8'd12;

Integer: declared by the predefined word "integer". Integers are general-purpose variables. For synthesis they are used mainly loops-indices, parameters, and constants.

Eg. Integer no_bits; //The above statement declares no_bits as an integer.

Real:

Real (floating point) numbers are declared with the predefined word "real". Examples of real values are 2.4, 56.3 5e12.

Eg. Real weight; // the statement declares the register weight as real.

4	<p>Verilog description</p> <pre> module halfadd(a, b, sum, carry); input a, b; output sum, carry; reg sum, carry; /*since sum and carry are outputs and they are written inside "always", they should be declared as "reg" or else it will result in syntax error!*/ always @(a, b) begin #10 sum = a^b; //statement1-procedural as it is inside always. #10 carry = a&b; //statement2- procedural as it is inside always. end endmodule </pre> <p>In the above example *The name of the module is halfadd. It has two inputs a and b, two outputs sum and carry.</p> <p>*Any signal declared as output should be declared as a register (reg). Therefore sum and carry are declared as registers.</p>	2
5	<p>Verilog 2x1 Multiplexer Using ELSE-IF</p> <pre> module MUXBH (A, B, SEL, Gbar, Y); input A, B, SEL, Gbar; output Y; reg Y; always @ (SEL, A, B, Gbar) begin if (Gbar == 0 & SEL == 1) begin Y = B; end else if (Gbar == 0 & SEL == 0) Y = A; else Y = 1'bz; end endmodule </pre>	2

Manoj Kumar
Course in charge

Sumit
Module Coordinator

P. S. S.
HOD

ASSIGNMENT - 3

CODE DEBUGGING

Each student has to correct the errors in five of the erroneous programs given below. They have to prepare a report of the same mentioning the error programs and the corrected programs.

PROGRAMS WITH ERRORS

1. LOGIC GATES

```
module LogicGates(a,b,y1,y2,y3,y4,y5,y6,y7)
input a,b;
output y1,y2,y3,y4,y5,y6,y7;
and(y1,a,b);
or(y2,a,b);
not(y3,a);
n_and(y4,a,b);
nor(y5,a,b);
xor(y6,a,b);
xnor(y7,a,b);
end module;
```

2. HALF ADDER

```
module Half Adder(a,b,sum,carry);
input a,b;
output sum,carry;
sum = a ^b;
carry = a&b
endmodule
```

3. CARRY LOOKAHEAD ADDER

```
module CLA_Adder(a,b,cin,sum,cout);
input[3:0] a,b;
input cin;
output 3:0 sum;
output cout;
assign p0=(a[0]^b[0]),
p1=(a[1]^b[1]),
p2=(a[2]^b[2]),
p3=(a[3]^b[3]);
assign g0=(a[0]&b[0]),
```

```

g1=(a[1]&b[1]),
g2=(a[2]&b[2]),
g3=(a[3]&b[3]);
assign c0=cin,
c1=g0|(p0&cin),
c2=g1|(p1&g0)|(p1&p0&cin),
c3=g2|(p2&g1)|(p2&p1&g0)|(p1&p1&p0&cin)
c4=g3|(p3&g2)|(p3&p2&g1)|(p3&p2&p1&g0)|(p3&p2&p1&p0&cin);
assign sum[0]=p0^c0,
sum[1]=p1^c1,
sum[2]=p2^c2,
sum[3]=p3^c3;
assign cout=c4

end module

```

4. 8:3 ENCODER

```

module Encoder(d0,d1,d2,d3,d4,d5,d6,d7,a,c);
input d0,d1,d2,d3,d4,d5,d6,d7;
output a,c;
or(a,d4,d5,d6,d7);
or(b,d2,d3,d6,d7);
dor(c,d1,d3,d5,d7);
endmodule;

```

5. 8:1 MULTIPLEXER

```

mod Multitplexer(d0,d1,d2,d3,d4,d5,d6,d7,sel,out);
input d0,d1,d2,d3,d4,d5,d6,d7;
input [2:0] sel;
output reg out;
always@(sel);
begin
case(sel)
3'000:out=d0;
3'001:out=d1;
3'010:out=d2;
3'011:out=d3;
3'100:out=d4;
3'101:out=d5;
3'110:out=d6;
3'111:out=d7;
endcase
end
endmodule

```

6. FULL ADDER

```

module FullAdder(A,B,Cin,Sum,Cout)
input [3:0]A,B;
input Cin;
output [3:0]Sum;
output cout;
wire [3:0]temp;
assign temp=A+B+Cin;
assign Sum=temp[3:0];
assign Cout=temp[4];
endmodule

```

7. COMPARATOR

```

module Comparator(A,B,gt,lt,eq);
[3:0] A,B;
output reg gt,lt,eq;

always @(A,B)

if(A>B)
begin
gt=1;
eq=0;
lt=0;
end
else if(A < B);
begin
gt=0;
eq=0;
lt=1;
end
else
begin
gt=0;
eq=1;
lt=0;
end
end
endmodule

```

8. HALF SUBTRACTOR

```

module HalfSubtractor(a,b,difference,borrow);
input a,b;
output difference,borrow;
xor(a,b,difference);
assign borrow=(~A&b);
endmodule

```


9. D FLIP FLOP

```
module D_Flipflop(Din,clk,reset,q);
input Din,clk,reset;
output q;
always@(posedgeclk)
begin
if(reset)
q=1'b0;
else
q=Din
end
endmodule
```

10. SHIFT REGISTER

```
module ShiftRegister_SIPO(C, SI, PO);
input C,SI
output [7:0] PO;
reg [7:0] tmp;

always @(posedge C)
begin
tmp = {tmp[6:0], SI};

assign PO = tmp;
end
endmodule
```



K.S. INSTITUTE OF TECHNOLOGY, BENGALURU - 560109
FIRST INTERNAL TEST QUESTION PAPER 2023-24 ODD SEMESTER

SET: A

Degree : B.E
Branch – Stream : ECE
Course Title : Digital System Design using Verilog
Duration : 1 ½ Hr (90 minutes)

USN									
-----	--	--	--	--	--	--	--	--	--


Semester : III
Course Type / Code : BEC302
Date : 2/1/2024
Max Marks : 50

Note: Answer ONE full question from each module


K-Levels: K1-Remebering, K2-Understanding, K3-Applying, K4-Analyzing, K5-Evaluating, K6-Creating

Q No.	Questions	Marks	CO	K-Level
Module 1				
	Solve the following			
(a)	(i) Convert the following Boolean function into minterm canonical or maxterm canonical form: $f(w,x,y,z) = \bar{w}z + y\bar{z}$ (ii) $y = (A + \bar{B} + C)(\bar{A} + D)$ (ii) $f(A,B,C,D) = \sum m(1,2,3,5,6,7,9,10,11)$ using K Map and obtain the minimized SOP and POS expressions	20 (12+8)	CO1	K3
(b)	Make use of Quine Mc Cluskey Method to simplify the given boolean function $f(a,b,c,d) = \sum m(0,1,2,3,6,7,8,9,14,15)$		CO1	K3
OR				
2(a)	Make use of QM technique to simplify the function $f(A,B,C,D) = \sum m(9,12,13,15) + \sum d(1,4,5,7,8,11,14)$. Identify the essential prime implicants if any and obtain atleast two solutions.	20 (12+8)	CO1	K3
(b)	Four chairs A,B,C,D are placed in a row. Each chair may be occupied (logic 1) or not occupied (logic 0). The output Y should go high only when adjacent chairs are occupied. Draw the truth table, Solve for the maxterm expression and simplify the expression using K Map to get minimum POS expression. Draw the logic diagram to realize this expression using gates.		CO1	K3
Module 2				
3(a)	Explain the structure of Dataflow description with an example. Construct a Verilog Code for full subtractor in DataFlow style and draw the truth table and simplified equations and logic diagram.	20 (12+8)	CO2	K3
(b)	Discuss Assigning a delay time to signal Assignment statement by taking an example of half adder. Assume each gate has a delay of 6 ns. Develop the logic diagram, logic circuit, truth table, program and waveform.		CO2	K3
OR				
4(a)	Construct a Verilog code for half subtractor using Dataflow, Behavioral and structural and explain them.	20(12+8)	CO2	K3
(b)	Explain logical, shift and comparison operators in Verilog.		CO2	K2
Module 3				
5	Model a parallel ripple adder using binary full adder. Draw the truth table and logic diagram for binary adder, simplify the expression for sum and carry. Draw the block diagram for ripple parallel adder. Why is it called as ripple parallel adder?	10	CO3	K3
OR				
6	Make use of a Truth table to compare BCD and binary sums and obtain the simplified expression for cout and hence obtain simplified block diagram of the same.	10	CO3	K3


 Name & Signature of
 Course In charge


 Name & Signature of
 Module Coordinator


 HOD


 Principal

Siliched



K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109
SECOND INTERNAL TEST QUESTION PAPER 2023 - 24 ODD SEMESTER
SCHEME AND SOLUTION (SET A)

Degree : B.E .
 Branch : ECE
 Course Title : Digital System Design using Verilog

Semester : III A & B
 Course Code : BEC302
 Max Marks : 50

Q.NO.	POINTS	MARKS																																																																																																																																																																																																										
1(a)	<p>(i) $f = \bar{w}z + y\bar{z} = \bar{w}xz + \bar{w}\bar{x}z + \bar{w}yz + \bar{w}y\bar{z}$ $= \bar{w}xyz + \bar{w}\bar{x}y\bar{z} + \bar{w}\bar{x}yz + \bar{w}\bar{x}y\bar{z} +$ $\bar{w}xy\bar{z} + \bar{w}\bar{x}y\bar{z} + wxy\bar{z} + w\bar{x}y\bar{z}$</p> <p>(ii) $y = (A+B+C)(\bar{A}+D)$ $= (A+B+C+D)(A+B+C+\bar{D})(\bar{A}+B+D)$ $(\bar{A}+B+D)$ $= (A+B+C+D)(A+\bar{B}+C+\bar{D})(\bar{A}+B+C+D)$ $(\bar{A}+B+C+D)(\bar{A}+\bar{B}+C+D)(\bar{A}+B+C+D)$</p>	3M 3M																																																																																																																																																																																																										
(ii)	<p>$f = \sum m(1,2,3,5,6,7,9,10,11)$</p> <table border="1" style="display: inline-table; margin-right: 20px;"> <tr><td>cd</td><td>00</td><td>01</td><td>11</td><td>10</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>2</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>3</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>4</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>5</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>6</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>7</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>9</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>10</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>11</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> <p>$f = \bar{A}D + \bar{B}D + \bar{B}C + \bar{A}C$ $f = (C+D)(\bar{A}+\bar{B})$</p>	cd	00	01	11	10	0	1	1	1	1	1	1	1	1	1	2	1	1	1	1	3	1	1	1	1	4	1	1	1	1	5	1	1	1	1	6	1	1	1	1	7	1	1	1	1	8	1	1	1	1	9	1	1	1	1	10	1	1	1	1	11	1	1	1	1	3+3																																																																																																																																									
cd	00	01	11	10																																																																																																																																																																																																								
0	1	1	1	1																																																																																																																																																																																																								
1	1	1	1	1																																																																																																																																																																																																								
2	1	1	1	1																																																																																																																																																																																																								
3	1	1	1	1																																																																																																																																																																																																								
4	1	1	1	1																																																																																																																																																																																																								
5	1	1	1	1																																																																																																																																																																																																								
6	1	1	1	1																																																																																																																																																																																																								
7	1	1	1	1																																																																																																																																																																																																								
8	1	1	1	1																																																																																																																																																																																																								
9	1	1	1	1																																																																																																																																																																																																								
10	1	1	1	1																																																																																																																																																																																																								
11	1	1	1	1																																																																																																																																																																																																								
1(b)	<table border="0"> <tr><td>a</td><td>b</td><td>c</td><td>d</td><td>0,1</td><td>0,0,0,0</td><td>*✓</td><td>7,15</td><td>-</td><td>1,1,1</td><td>✓</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2</td><td>0,0,0,0</td><td>*0✓</td><td>14,15</td><td>1,1,1</td><td>-</td><td>✓</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0,8</td><td>-</td><td>0,0,0,0</td><td>0✓</td><td>0,1,2,3</td><td>0,0</td><td>-</td></tr> <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1,3</td><td>0,0</td><td>-</td><td>1✓</td><td>0,8,1,9</td><td>-</td><td>0,0</td><td>-</td></tr> <tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1,9</td><td>-</td><td>0,0</td><td>1✓</td><td>2,6,3,7</td><td>0</td><td>-</td><td>1</td><td>-</td></tr> <tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>2,3</td><td>0,0</td><td>1</td><td>-</td><td>✓</td><td>6,7,14,15</td><td>-</td><td>1</td><td>1</td><td>-</td></tr> <tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>2,6</td><td>0</td><td>-</td><td>1,0</td><td>✓</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>9</td><td>1</td><td>0</td><td>0</td><td>1</td><td>8,9</td><td>1,0,0</td><td>-</td><td>✓</td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td><td>3,7</td><td>0</td><td>-</td><td>1,1</td><td>✓</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td><td>6,7</td><td>0</td><td>1</td><td>1</td><td>-</td><td>✓</td><td></td><td></td><td></td><td></td></tr> <tr><td>15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>6,14</td><td>-</td><td>1</td><td>1</td><td>0</td><td>✓</td><td></td><td></td><td></td><td></td></tr> </table> <p>$f = b'c' + bc + a'b'$ $b'c' + bc + a'c$</p> <table border="0"> <tr><td>0</td><td>1</td><td>2</td><td>3</td><td>6</td><td>7</td><td>8</td><td>9</td><td>14</td><td>15</td></tr> <tr><td>a'b'</td><td>x</td><td>x</td><td>x</td><td>x</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>b'c'</td><td>x</td><td>x</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>a'c</td><td></td><td>x</td><td>x</td><td>x</td><td>x</td><td></td><td></td><td></td><td></td></tr> <tr><td>abc</td><td></td><td></td><td>x</td><td>x</td><td></td><td></td><td></td><td></td><td></td></tr> </table>	a	b	c	d	0,1	0,0,0,0	*✓	7,15	-	1,1,1	✓	0	0	0	0	0	2	0,0,0,0	*0✓	14,15	1,1,1	-	✓	1	0	0	0	1	0,8	-	0,0,0,0	0✓	0,1,2,3	0,0	-	2	0	0	1	0	1,3	0,0	-	1✓	0,8,1,9	-	0,0	-	8	1	0	0	0	1,9	-	0,0	1✓	2,6,3,7	0	-	1	-	3	0	0	1	1	2,3	0,0	1	-	✓	6,7,14,15	-	1	1	-	6	0	1	1	0	2,6	0	-	1,0	✓						9	1	0	0	1	8,9	1,0,0	-	✓							7	0	1	1	1	3,7	0	-	1,1	✓						14	1	1	1	0	6,7	0	1	1	-	✓					15	1	1	1	1	6,14	-	1	1	0	✓					0	1	2	3	6	7	8	9	14	15	a'b'	x	x	x	x						b'c'	x	x								a'c		x	x	x	x					abc			x	x						2+2+2 +2
a	b	c	d	0,1	0,0,0,0	*✓	7,15	-	1,1,1	✓																																																																																																																																																																																																		
0	0	0	0	0	2	0,0,0,0	*0✓	14,15	1,1,1	-	✓																																																																																																																																																																																																	
1	0	0	0	1	0,8	-	0,0,0,0	0✓	0,1,2,3	0,0	-																																																																																																																																																																																																	
2	0	0	1	0	1,3	0,0	-	1✓	0,8,1,9	-	0,0	-																																																																																																																																																																																																
8	1	0	0	0	1,9	-	0,0	1✓	2,6,3,7	0	-	1	-																																																																																																																																																																																															
3	0	0	1	1	2,3	0,0	1	-	✓	6,7,14,15	-	1	1	-																																																																																																																																																																																														
6	0	1	1	0	2,6	0	-	1,0	✓																																																																																																																																																																																																			
9	1	0	0	1	8,9	1,0,0	-	✓																																																																																																																																																																																																				
7	0	1	1	1	3,7	0	-	1,1	✓																																																																																																																																																																																																			
14	1	1	1	0	6,7	0	1	1	-	✓																																																																																																																																																																																																		
15	1	1	1	1	6,14	-	1	1	0	✓																																																																																																																																																																																																		
0	1	2	3	6	7	8	9	14	15																																																																																																																																																																																																			
a'b'	x	x	x	x																																																																																																																																																																																																								
b'c'	x	x																																																																																																																																																																																																										
a'c		x	x	x	x																																																																																																																																																																																																							
abc			x	x																																																																																																																																																																																																								

2(a)

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

00	01	11	10
0	0	0	0
0	0	0	0
0	0	0	0

$$f = (A+c)(B+c)(B+D)$$

(3+3+2)

2(b)

A	B	C	D	1,5	0-01	✓	11,15	1-11	✓
10	0	0	0	1,9	-001	✓			
10	1	0	0	4,5	010-	✓	13,15	11-1	✓
10	0	0	0	4	12-100	✓	14,15	111-	✓
0	1	0	0	8,9	100-	✓			
1	0	0	1	5,7	01-1	✓	1,5,9,13	--01	
1	1	0	0	5,13	-101	✓	4,15,12,13	10-	
1	0	1	1	9,11	10-1	✓	8,9,12,13	1-0+	
1	1	0	1	9,13	1-01	✓	9,11,13,15	1--1	
1	1	1	0	12,13	110+	✓			
1	1	1	0	12,14	11-0	✓	12,14,13,15	11--	
1	1	1	1	7,15	-111	✓	5,13,7,15	-1-1	

	1	5	7	8	9	11	12	13	14	15
c'd	x		x		x			x		
bc'		x	x				x	x		
ac'					x	x		x		x
ad					x	x	x	x	x	x
ab						x	x	x	x	x
bd		x	x					x		x

Solutions
c'd + ad + bc' or c'd + ad + ab

2+3+3
+3+1


3(a)	Dataflow defn. - 1 Structure - 2 Concurrent - 1 example. - 2	6
3(b)	^{signal} assignment declaration and assignment - 1 logic dgm - 1 logic ckt - 1 TT - 1 program - 2 W/f - 2 sum = $a \oplus b$ count on = $\bar{a}b$	8
3(c)	Code - 3 Eqns $sum = a \oplus b \oplus c$ $carry = ab + bc + ac$ } 1 TT - 1, logic dgm - 1	6
4(a)	Verilog code Dataflow - 2 + 1 (explain) Behavioral - 3 + 2 (sequential) Structural - 3 + 2 (explain) $diff = a \oplus b$ $be = \bar{a}b$	12
4(b)	^{logical} Arithmetic $\rightarrow +, -, \wedge, \vee, \ll, \gg, \lll, \lll, unary$ $\times, /$ $\times, /$ Shift $\rightarrow \gg, \ll$ Comparison $\rightarrow >, <, >=, <=, ==, !=$ $===, !==$	3 2 A3

5) TT of Full adder - 1

Simplification - 2 $sum = a \oplus b \oplus c$
 and expressions $c_{i+1} = ab + bc + ac$

logic dgm = 2.


Parallel ripple binary adder
 block dgm - 2




10.


6) Binary & BCD sum TT - 3.


Simplification - 2
 Single decade BCD adder
 block dgm - 3



10


 Course in charge


 Module Coordinator


 HOD



K.S. INSTITUTE OF TECHNOLOGY, BENGALURU - 560109
FIRST INTERNAL TEST QUESTION PAPER 2023-24 ODD SEMESTER

KSIT

SET:B

USN

--	--	--	--	--	--	--	--	--	--

Degree : B.E
 Branch - Stream : ECE
 Course Title : DSDV
 Duration : 1 ½ Hr (90 minutes)

Semester : III
 Course Type / Code : BEC302
 Date : 02/01/2024
 Max Marks : 50

Note: Answer ONE full question from each module

K-Levels: K1-Remebering, K2-Understanding, K3-Appling, K4-Analyzing, K5-Evaluating, K6-Creating

Q No.	Questions	Marks	CO	K-Level
Module 1				
1(a)	Define Combinational Logic circuit. Construct the truth table for a combinational logic circuit that has 4 inputs and the output will high when the majority of the inputs are high.	20 (4+6+10)	CO1	K2
(b)	Apply the concept of minterm and maxterm to convert the following Boolean function into minterm canonical or maxterm canonical form: 1) $f(A, B, C) = \bar{A}B + \bar{B}C$ (SOP) 2) $f(A, B, C) = A + AB + ABC$ (SOP) 3) $f(A, B, C) = (A+B)(B+C)(A+C)$ (POS)		CO1	K3
(c)	Construct the truth table and obtain the expressions for binary to Excess 3 then simplify the output expressions using Kmap		CO1	K3
OR				
2(a)	Explain the following with example .1) Literal 2) Minterm 3) Maxterm 4) Canonical SOP 5) Canonical POS	20(5+5+10)	CO1	K2
(b)	Solve the below expressions 1) $Y = f(A, B, C) = \sum(0,1,3,5)$ 2) $Y = \sum(0,1,5,9,13,14,15) + \sum d(3,4,7,10,11)$ using K Map and obtain the minimized SOP and POS expressions		CO1	K3
(c)	Make use of Quine Mc Cluskey Method to simplify the given Boolean function $S = f(A, B, C, D) = \sum M(0,1,3,7,8,9,11,15)$		CO1	K3
Module 2				
3(a)	What is HDL. Explain the structure of Verilog module with an example	20(5+6+9)	CO2	K2
(b)	Explain Verilog Arithmetic and Logical operators with example.		CO2	K2
(c)	Compare different types /styles of Verilog descriptions with example of half adder.		CO2	K2
OR				
4(a)	List out the different types of Data types present in Verilog and explain its working with an example	20(6+5+9)	CO2	K2
(b)	Explain Signal declaration and Assignment statements with example		CO2	K2
(c)	Discuss Assigning a delay time to signal Assignment statement by taking an example of 2x1 Mux with active low enable. Draw the logic diagram, logic circuit, truth table, program, and waveform.		CO2	K2
Module 3				
5	Construct and explain a parallel ripple binary subtracter using parallel binary adder. Draw the truth table and logic diagram for binary subtracter, simplify the expression for difference and borrow. Draw the block diagram for Parallel binary adder/subtracter.	10	CO3	K3
OR				
6	Construct a general organization and sigma block of carry Lookahead adder with necessary equations and explain how ripple effect is eliminated.	10	CO3	K3

Navan Kumar S
 Name & Signature of
 Course In charge:

[Signature]
 Name & Signature of
 Module Coordinator:

[Signature]
 HOD


[Signature]
 Principal



K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109
SECOND INTERNAL TEST QUESTION PAPER 2023 - 24 ODD SEMESTER
SCHEME AND SOLUTION (SET B)

Degree : B.E
 Branch : ECE
 Course Title : Digital System Design using Verilog

Semester : III A & B
 Course Code : BEC302
 Max Marks : 50

Q.NO.	POINTS	MARKS																																																																																					
1 a)	<p>logic gates are connected together to produce a specified output for certain specified combinations of input variables, with no storage involved the resulting circuit is called combinational logic ckt. (1)</p>  <p>(1)</p> <table border="1" data-bbox="276 862 640 1523"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Y</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <p>(2)</p>	A	B	C	D	Y	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	1	0	0	1	0	0	0	0	1	0	1	0	0	1	1	0	0	0	1	1	1	1	1	0	0	0	0	1	0	0	1	0	1	0	1	0	1	1	0	1	1	0	1	1	0	0	0	1	1	0	1	1	1	1	1	0	0	1	1	1	1	1	4
A	B	C	D	Y																																																																																			
0	0	0	0	0																																																																																			
0	0	0	1	0																																																																																			
0	0	1	0	0																																																																																			
0	0	1	1	0																																																																																			
0	1	0	0	0																																																																																			
0	1	0	1	0																																																																																			
0	1	1	0	0																																																																																			
0	1	1	1	1																																																																																			
1	0	0	0	0																																																																																			
1	0	0	1	0																																																																																			
1	0	1	0	1																																																																																			
1	0	1	1	0																																																																																			
1	1	0	0	0																																																																																			
1	1	0	1	1																																																																																			
1	1	1	0	0																																																																																			
1	1	1	1	1																																																																																			
	<p>(5) $f(A, B, C) = \bar{A}B + \bar{B}C$ $= \bar{A}B(C + \bar{C}) + \bar{B}C(A + \bar{A})$ $= \bar{A}BC + \bar{A}B\bar{C} + \bar{B}CA + \bar{B}C\bar{A}$ $= \bar{A}BC + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$ (2)</p> <p>(6) $f(A, B, C) = A + AB + ABC$ $= A(B + \bar{B})(C + \bar{C}) + AB(C + \bar{C}) + ABC$ $= (AB + A\bar{B})(C + \bar{C}) + ABC + AB\bar{C} + ABC$ (2) $= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC + A\bar{B}C + ABC$</p>																																																																																						

$$= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$

$$\begin{aligned} \textcircled{3} f(A, B, C) &= (A+B)(B+C)(A+C) \\ &= (A+B) + (C\bar{C})(B+C) + (A\bar{A})(A+C) + (B\bar{B}) \\ &= (A+B+C)(A+B+\bar{C})(B+C+A)(B+C+\bar{A}) \textcircled{2} \\ &\quad (A+C+B)(A+C+\bar{B}) \\ &= (A+B+C)(A+B+\bar{C})(\bar{A}+B+C)(A+\bar{B}+C) \end{aligned}$$

6

③ Truth table

Binary (xyz)	Excess-3 A B C D
0000	0011
0001	0100
0010	0101
0011	0110
⋮	⋮
1001	1100
1010-1111	don't care.

④

Expression for A, B, C and D is

$$\begin{aligned} A &= \sum (5, 6, 7, 8, 9) + \sum d (10, 11, 12, 13, 14, 15) \\ B &= \sum (1, 2, 3, 4, 9) + \sum d (10, 11, 12, 13, 14, 15) \\ C &= \sum (0, 3, 4, 7, 8) + \sum d (10, 11, 12, 13, 14, 15) \\ D &= \sum (0, 2, 4, 6, 8) + \sum d (10, 11, 12, 13, 14, 15) \end{aligned}$$

②

- K-map for A and Simplified Expression ①
- K-map for B and Simplified Expression ①
- K-map for C and Simplified Expression ①
- K-map for D and Simplified Expression ①

10

②) ① Literal:- Each occurrence of a variable is called literal. ①

Ex:- A, B, etc

② Minterm:- Each individual term in standard SOP form is called minterm ①

ABC, AB \bar{C}

③ Maxterm:- Each individual term in standard POS form is called maxterm ①

(A+B+C) (A+B+C)

④ Canonical SOP:- Each term in SOP form contains all the literals is called Canonical SOP ①


ABC + AB \bar{C} + A $\bar{B}C$

5

Canonical POS:- Each term in POS form contains all the literals then POS form is called Canonical POS.

$$(A+B+c)(\bar{A}+\bar{B}+c) \quad (1)$$


2) b) $f(A,B,C) = \sum (0,1,3,5)$



$$y = \bar{A}\bar{B} + \bar{A}B + \bar{A}C$$

$$y = (A+B)(A+\bar{B})(A+C) \quad (2)$$

(ii) $y = f(A,B,C,D) = \sum (0,1,5,9,13,14,15) + \sum d(3,4,7,10,11)$



$$y = \bar{C}\bar{D} + \bar{A}\bar{B}\bar{C} + ABC$$

$$y = (C+\bar{D})(A+B+\bar{C})(\bar{A}+\bar{B}+\bar{C}) \quad (3)$$

2 c)

Min Row	B-R	Min Row	B-R	Min Row	B-R	Min Row	B-R
m ₀	0000	m ₀	0000	(0,1)	000-	(0,4,8,9)	-00-
m ₁	0001	m ₁	0001	(0,8)	-000	(0,8,1,9)	-00-
m ₃	0011	m ₈	0000	(1,3)	00-1	(1,3,9,11)	-0-1
m ₇	0111	m ₃	0011	(1,9)	-001	(1,9,3,11)	-0-1
m ₈	1000	m ₉	1001	(8,9)	100-	(1,9,3,11)	-0-1
m ₉	1001	m ₇	0111	(3,7)	0-11	(3,7,11,15)	-1-1
m ₁₁	1011	m ₁₁	1011	(3,11)	-011	(3,11,7,15)	-1-1
m ₁₅	1111	m ₁₅	1111	(9,11)	10-1		
				(7,15)	-111		
				(11,15)	1-11		

PI chart:

Prime Implicants	m ₀	m ₁	m ₃	m ₇	m ₈	m ₉	m ₁₁	m ₁₅
(0,1,8,9) $\bar{B}\bar{C}$ -00-	(X)	X			(X)	X		
(1,3,9,11) $\bar{B}D$ -0-1		X	X			X	X	
(3,7,11,15) CD --11			X	(X)			X	(X)

$$y = \bar{B}\bar{C} + CD$$

$$2+2+2$$

$$2+2$$

$$= 10$$

3) a)	HDL definition — 1 Structure — 2 example — 3	5
b)	Arithmetic operators $+$, $-$, $/$, $*$, $\%$, $**$, $\{, \}$ — 3 example Logical operators $\&$, $ $, $\sim (b)$, $\sim (1)$, \wedge , \vee , \sim — 3 example.	6
c)	Dataflow description with example — 3 Structural description with example — 3 Behavioral descriptions with example — 3	9.
4) a)	Verilog data types Nets, Registers, Vectors, Integers/Real, Parameters, Arrays working with example	6
b)	Logic circuit — 1 Signal declarations — 2 with explanation. Explanation of two phases — 3	6
c)	example for Assigning a delay to statement — 1 2x1 mux truth table — 1 logic diagram & circuit — 2 Program — 1 waveform — 1 Analysis — 3	9

⑥ Carry Lookahead Adder

Generation of Carry Equations

$$C_{i+1} = x_i y_i + x_i C_i + y_i C_i$$

$$C_{i+1} = x_i y_i + (x_i + y_i) C_i$$

$$g_i = x_i y_i \quad \text{--- ①}$$

$$P_i = x_i + y_i \quad \text{--- ②}$$

$$\therefore C_{i+1} = g_i + P_i C_i$$

$$C_1 = g_0 + P_0 C_0 \quad \therefore C_2 = g_1 + P_1 C_1 \quad \text{--- 3}$$

$$= g_1 + P_1 (g_0 + P_0 C_0)$$

$$= g_1 + P_1 g_0 + P_1 P_0 C_0$$


Similarly

$$C_3 = g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0$$

$$C_4 = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0$$

$$\vdots$$

$$C_{i+1} = g_i + P_i g_{i-1} + P_i P_{i-1} g_{i-2} + \dots + P_i P_{i-1} \dots P_1 g_0 + P_i P_{i-1} \dots P_0 C_0$$



Explanation on why ripple effect is eliminated

Navreen Kaur
Course in charge

Module Coordinator

HOD

⑥ Carry Lookahead Adder

Generation of Carry Equations

$$C_{i+1} = x_i y_i + x_i C_i + y_i C_i$$

$$C_{i+1} = x_i y_i + (x_i + y_i) C_i$$

$$g_i = x_i y_i \quad \text{--- ①}$$

$$P_i = x_i + y_i \quad \text{--- ②}$$

$$\therefore C_{i+1} = g_i + P_i C_i$$

$$C_1 = g_0 + P_0 C_0 \quad \therefore C_2 = g_1 + P_1 C_1 \quad \text{--- 3}$$

$$= g_1 + P_1 (g_0 + P_0 C_0)$$

$$= g_1 + P_1 g_0 + P_1 P_0 C_0$$


Similarly

$$C_3 = g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0$$

$$C_4 = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0$$

$$\vdots$$

$$C_{i+1} = g_i + P_i g_{i-1} + P_i P_{i-1} g_{i-2} + \dots + P_i P_{i-1} \dots P_1 g_0 + P_i P_{i-1} \dots P_0 C_0$$



Explanation on why ripple effect is eliminated --- ④

Naureen Kunnars
Course in charge

Module Coordinator

HOD



K.S. INSTITUTE OF TECHNOLOGY, BENGALURU - 560109
SECOND INTERNAL TEST QUESTION PAPER 2023-24 ODD SEMESTER

SET: A

Degree : B.E
Branch - Stream : ECE
Course Title : Digital System Design using Verilog
Duration : 1 Hr (60 minutes)


USN

Semester : III
Course Type / Code : BEC302
Date : 09/12/2024
Max Marks : 25

Note: Answer ONE full question from each module


K-Levels: K1-Remembering, K2-Understanding, K3-Appling, K4-Analyzing, K5-Evaluating, K6-Creating

Q No.	Questions	Marks	CO	K-Level
Module 3				
1(a)	Write the Truth Table of 3:8 line decoder using OR gates. Develop following Boolean expressions using $f_1 = \sum m(1,3,4)$ $f_2 = \sum m(0,2,6,7)$ (a) 3:8 decoder and OR gates (b) 3:8 line decoder and NOR gates	5	CO3	K3
(b)	Explain 4:1 Multiplexer with logic diagram, truth table and expressions.	5	CO3	K2
OR				
2(a)	Construct $D = \{a,b,c,d\} = \sum m(0,1,5,6,7,9,12,15)$ using 8:1 Multiplexer	5	CO3	K3
(b)	Explain the notations of PLDs for (a) Unprogrammed OR gate (b) Unprogrammed AND gate (c) Programmed and gate realizing the term ac (d) Special notation for an AND gate having all its input fuses intact (e) OR gate with non fusible inputs	5	CO3	K2
Module 4				
3(a)	Explain Master Slave SR Flip Flop with logic diagram	5	CO4	K2
(b)	Make use of the logic diagram of Master slave SR Flip Flop from (a) and draw the timing diagram, logic symbol and truth table for the same.	5	CO4	K3
(c)	Construct the logic diagram of a Serial In Parallel Out unidirectional shift register and explain the same.	5	CO4	K3
OR				
4(a)	Explain Master Slave D flip flop and Master Slave T Flip flop.	5	CO4	K2
(b)	Apply the concepts of flip flops to Derive the characteristics equations for JK flip flop and T flip flop.	5	CO4	K3
(c)	Construct and explain a Universal bidirectional Shift register.	5	CO4	K3


Name & Signature of
Course In charge


Name & Signature of
Module Coordinator


HOD




Principal
Selected




SCHEME AND SOLUTION (SET A)


Degree : B.E
 Branch : ECE
 Course Title : Digital System Design using Verilog

Semester : III A & B
 Course Code : BEC302
 Max Marks : 25


Q.NO.	POINTS	MARKS																																																																																
1 (a)	<table border="1" style="display: inline-table; margin-right: 20px;"> <thead> <tr> <th>x_2, x_1, x_0</th> <th>$z_7, z_6, z_5, z_4, z_3, z_2, z_1, z_0$</th> </tr> </thead> <tbody> <tr><td>0 0 0</td><td>0 0 0 0 0 0 0 1</td></tr> <tr><td>0 0 1</td><td>0 0 0 0 0 0 1 0</td></tr> <tr><td>0 1 0</td><td>0 0 0 0 0 1 0 0</td></tr> <tr><td>0 1 1</td><td>0 0 0 0 1 0 0 0</td></tr> <tr><td>1 0 0</td><td>0 0 0 1 0 0 0 0</td></tr> <tr><td>1 0 1</td><td>0 0 1 0 0 0 0 0</td></tr> <tr><td>1 1 0</td><td>0 1 0 0 0 0 0 0</td></tr> <tr><td>1 1 1</td><td>1 0 0 0 0 0 0 0</td></tr> </tbody> </table> 	x_2, x_1, x_0	$z_7, z_6, z_5, z_4, z_3, z_2, z_1, z_0$	0 0 0	0 0 0 0 0 0 0 1	0 0 1	0 0 0 0 0 0 1 0	0 1 0	0 0 0 0 0 1 0 0	0 1 1	0 0 0 0 1 0 0 0	1 0 0	0 0 0 1 0 0 0 0	1 0 1	0 0 1 0 0 0 0 0	1 1 0	0 1 0 0 0 0 0 0	1 1 1	1 0 0 0 0 0 0 0	5																																																														
x_2, x_1, x_0	$z_7, z_6, z_5, z_4, z_3, z_2, z_1, z_0$																																																																																	
0 0 0	0 0 0 0 0 0 0 1																																																																																	
0 0 1	0 0 0 0 0 0 1 0																																																																																	
0 1 0	0 0 0 0 0 1 0 0																																																																																	
0 1 1	0 0 0 0 1 0 0 0																																																																																	
1 0 0	0 0 0 1 0 0 0 0																																																																																	
1 0 1	0 0 1 0 0 0 0 0																																																																																	
1 1 0	0 1 0 0 0 0 0 0																																																																																	
1 1 1	1 0 0 0 0 0 0 0																																																																																	
1 (b)	 <table border="1" style="margin-top: 10px;"> <thead> <tr> <th>E</th> <th>S_1</th> <th>S_0</th> <th>I_0</th> <th>I_1</th> <th>I_2</th> <th>I_3</th> <th>f</th> </tr> </thead> <tbody> <tr><td>0</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>x</td><td>x</td><td>x</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>x</td><td>x</td><td>x</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>x</td><td>0</td><td>x</td><td>x</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>x</td><td>1</td><td>x</td><td>x</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>x</td><td>x</td><td>0</td><td>x</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>x</td><td>x</td><td>1</td><td>x</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>x</td><td>x</td><td>x</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>x</td><td>x</td><td>x</td><td>1</td><td>1</td></tr> </tbody> </table> <p style="text-align: center;">Explain</p>	E	S_1	S_0	I_0	I_1	I_2	I_3	f	0	x	x	x	x	x	x	0	1	0	0	0	x	x	x	0	1	0	0	1	x	x	x	1	1	0	1	x	0	x	x	0	1	0	1	x	1	x	x	1	1	1	0	x	x	0	x	0	1	1	0	x	x	1	x	1	1	1	1	x	x	x	0	0	1	1	1	x	x	x	1	1	5
E	S_1	S_0	I_0	I_1	I_2	I_3	f																																																																											
0	x	x	x	x	x	x	0																																																																											
1	0	0	0	x	x	x	0																																																																											
1	0	0	1	x	x	x	1																																																																											
1	0	1	x	0	x	x	0																																																																											
1	0	1	x	1	x	x	1																																																																											
1	1	0	x	x	0	x	0																																																																											
1	1	0	x	x	1	x	1																																																																											
1	1	1	x	x	x	0	0																																																																											
1	1	1	x	x	x	1	1																																																																											



5






5



5


3(b)

Inputs			Outputs	
S	R	C	Q*	Q̄*
0	0		Q	Q̄
0	1		0	1
1	0		1	0
1	1		Undefined	Undefined
X	X	0	Q	Q̄



5


3(c)



5

Explain

4(a)



Explain

Inputs		Outputs	
J	C	Q*	Q̄*
0		Q	Q̄
1		Q̄	Q
X	0	Q	Q̄

5


4(b)	J	K	Q	Q ⁺	T	Q	Q ⁺	5
	0	0	0	0	0	0	0	
	0	0	1	1	0	1	1	
	0	1	0	0	1	0	1	
	0	1	1	0	1	1	0	
	1	0	0	1				
	1	0	1	1				
	1	1	0	1				
	1	1	1	0				

JK

0	0	1	1
0	1	1	0
1	0	0	1
1	1	0	0

$$Q^+ = \bar{T}Q + T\bar{Q}$$

$$= T \oplus Q$$

$$Q^+ = J\bar{Q} + \bar{K}Q$$


AB
Course in charge

from L
Module Coordinator

Shree
HOD



K.S. INSTITUTE OF TECHNOLOGY, BENGALURU - 560109
SECOND INTERNAL TEST QUESTION PAPER 2023-24 ODD SEMESTER

SET: B

Degree : B.E
Branch - Stream : ECE
Course Title : Digital System Design using Verilog
Duration : 1 Hr (60 minutes)

USN

--	--	--	--	--	--	--	--	--	--


Semester : III
Course Type / Code : BEC302
Date : 05/02/2024
Max Marks : 25

Note: Answer ONE full question from each module

K-Levels: K1-Remembering, K2-Understanding, K3-Applying, K4-Analyzing, K5-Evaluating, K6-Creating

Q No.	Questions	Marks	CO	K-Level
Module 3				
1(a)	Make use of Truth table of comparator to obtain the expression and logic diagram for $G_{i+1}, E_{i+1}, L_{i+1}$	5	CO3	K3
(b)	Write the Truth Table of 3:8-line decoder using NAND gates and show its Realization for the pair of maxterm canonical expressions $f_1 = \pi M(0,3,5)$ $f_2 = \pi M(2,3,4)$ using 3:8 decoder and two AND gates	5	CO3	K2
OR				
2(a)	Construct $D = \{w, x, y, z\} = \Sigma m(0,1,2,4,5,7,8,9,12,13)$ using 8:1 Multiplexer	5	CO3	K3
(b)	Make use of Truth table of comparator and explain its function	5	CO3	K2
Module 4				
3(a)	Explain Master Slave JK Flip Flop with logic diagram	5	CO4	K2
(b)	Make use of the logic diagram of Master slave JK Flip Flop and draw the timing diagram, logic symbol and truth table for the same	5	CO4	K3
(c)	Explain Parallel In unidirectional shift register and construct its logic diagram	5	CO4	K2
OR				
4(a)	Explain Serial-in Serial-out Unidirectional shift register with block diagram	5	CO4	K2
(b)	Apply the concepts of flip flops to Derive the characteristics equations for SR flip flop and D flip flop.	5	CO4	K3
(c)	What are Registers. Explain any two classifications of registers	5	CO4	K2


Name & Signature of
Course In charge


Name & Signature of
Module Coordinator


HOD


Principal



K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109
II SESSIONAL TEST QUESTION PAPER 2023 - 24 ODD SEMESTER


SCHEME AND SOLUTION (SET B)

Degree : B.E
 Branch : ECE
 Course Title : DSDV

Semester : III
 Course Code : BEC302
 Max Marks : 25

Q.NO.	POINTS	MARKS																																																																																																																																																																																																																																																																																																																																																																																
1(a)	<p>Table 5.4 Truth table for a 1-bit comparator</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>A_i</th> <th>B_i</th> <th>G_i</th> <th>E_i</th> <th>L_i</th> <th>G_{i+1}</th> <th>E_{i+1}</th> <th>L_{i+1}</th> <th>A_{i+1}</th> <th>B_{i+1}</th> <th>G_{i+1}</th> <th>E_{i+1}</th> <th>L_{i+1}</th> <th>G_{i+1}</th> <th>E_{i+1}</th> <th>L_{i+1}</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table> <p>Logic diagram</p> <p>Expression for $G_{i+1}, E_{i+1}, L_{i+1}$</p>	A_i	B_i	G_i	E_i	L_i	G_{i+1}	E_{i+1}	L_{i+1}	A_{i+1}	B_{i+1}	G_{i+1}	E_{i+1}	L_{i+1}	G_{i+1}	E_{i+1}	L_{i+1}	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	1	1	0	0	1	0	1	0	0	0	0	0	1	0	0	1	0	1	0	1	0	1	1	0	0	0	0	0	1	1	0	1	1	1	0	1	1	0	1	1	0	0	0	1	0	0	1	0	0	1	1	0	0	1	0	0	1	0	0	1	0	1	1	0	1	1	1	0	1	1	0	1	1	0	1	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	1	0	0	1	0	0	1	1	1	0	0	1	0	0	1	0	1	0	1	0	0	1	0	1	1	1	0	1	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	1	0	0	0	1	1	0	0	1	0	0	1	0	0	0	1	0	1	0	0	1	1	0	0	1	1	1	1	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0	1	0	0	0	1	0	0	0	1	1	1	0	1	0	0	1	0	0	0	1	0	1	0	0	1	1	1	0	1	1	1	1	1	0	0	1	1	1	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	0	0	0	1	0	0	0	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	5
A_i	B_i	G_i	E_i	L_i	G_{i+1}	E_{i+1}	L_{i+1}	A_{i+1}	B_{i+1}	G_{i+1}	E_{i+1}	L_{i+1}	G_{i+1}	E_{i+1}	L_{i+1}																																																																																																																																																																																																																																																																																																																																																																			
0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0																																																																																																																																																																																																																																																																																																																																																																			
0	0	0	0	1	0	0	1	1	0	0	1	0	1	0	0																																																																																																																																																																																																																																																																																																																																																																			
0	0	0	1	0	0	1	0	1	0	1	0	1	1	0	0																																																																																																																																																																																																																																																																																																																																																																			
0	0	0	1	1	0	1	1	1	0	1	1	0	1	1	0																																																																																																																																																																																																																																																																																																																																																																			
0	0	1	0	0	1	0	0	1	1	0	0	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
0	0	1	0	1	1	0	1	1	1	0	1	1	0	1	1																																																																																																																																																																																																																																																																																																																																																																			
0	1	0	0	0	0	0	0	1	1	0	0	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
0	1	0	0	1	0	0	1	1	1	0	0	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
0	1	0	1	0	0	1	0	1	1	1	0	1	1	0	1																																																																																																																																																																																																																																																																																																																																																																			
0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																			
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																			
1	0	0	0	1	0	0	1	0	0	0	1	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
1	0	0	1	0	0	1	0	0	0	1	0	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
1	0	0	1	1	1	1	1	0	0	1	1	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																			
1	1	0	0	1	0	0	1	0	0	0	1	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
1	1	0	1	0	0	1	0	0	0	1	0	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
1	1	0	1	1	1	1	1	0	0	1	1	1	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																			
1	1	1	0	1	0	0	1	0	0	0	1	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																			
1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																			
1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																			
1(b)	<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Inputs</th> <th colspan="8">Outputs</th> </tr> <tr> <th>x_2</th> <th>x_1</th> <th>x_0</th> <th>z_0</th> <th>z_1</th> <th>z_2</th> <th>z_3</th> <th>z_4</th> <th>z_5</th> <th>z_6</th> <th>z_7</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> <div style="text-align: right; margin-top: 20px;"> </div> <p>Truth table - 2 Realization - 3</p>	Inputs			Outputs								x_2	x_1	x_0	z_0	z_1	z_2	z_3	z_4	z_5	z_6	z_7	0	0	0	0	1	1	1	1	1	1	1	0	0	1	1	0	1	1	1	1	1	1	0	1	0	1	1	0	1	1	1	1	1	0	1	1	1	1	1	0	1	1	1	1	1	0	0	1	1	1	1	0	1	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	5																																																																																																																																																																																																																																																																		
Inputs			Outputs																																																																																																																																																																																																																																																																																																																																																																															
x_2	x_1	x_0	z_0	z_1	z_2	z_3	z_4	z_5	z_6	z_7																																																																																																																																																																																																																																																																																																																																																																								
0	0	0	0	1	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																								
0	0	1	1	0	1	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																								
0	1	0	1	1	0	1	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																								
0	1	1	1	1	1	0	1	1	1	1																																																																																																																																																																																																																																																																																																																																																																								
1	0	0	1	1	1	1	0	1	1	1																																																																																																																																																																																																																																																																																																																																																																								
1	0	1	1	1	1	1	1	0	1	1																																																																																																																																																																																																																																																																																																																																																																								
1	1	0	1	1	1	1	1	1	0	1																																																																																																																																																																																																																																																																																																																																																																								
1	1	1	1	1	1	1	1	1	1	0																																																																																																																																																																																																																																																																																																																																																																								

2(a). Expressions
Finding input values - (3)



Realization using 8:1 mux - (2)

-5-

2(b)


Table 5.4 Truth table for a 1-bit comparator

A_i	B_i	G_i	E_i	L_i	G_{i+1}	E_{i+1}	L_{i+1}	A_{i+1}	B_{i+1}	G_{i+1}	E_{i+1}	L_{i+1}	G_{i+2}	E_{i+2}	L_{i+2}
0	0	0	0	0	-	-	-	1	0	0	0	0	-	-	-
0	0	0	0	1	0	1	0	1	0	0	0	1	1	0	0
0	0	0	1	0	0	0	1	1	0	0	1	0	1	0	0
0	0	0	1	1	X	X	X	1	0	0	1	1	-	-	-
0	0	1	0	0	1	0	0	1	0	1	0	0	1	0	0
0	0	1	0	1	-	-	-	1	0	1	0	1	-	-	-
0	0	1	1	0	-	-	-	1	0	1	1	0	-	-	-
0	0	1	1	1	-	-	-	1	1	1	1	1	-	-	-
0	1	0	0	0	0	0	1	1	1	0	0	1	0	0	1
0	1	0	0	1	0	0	1	1	1	0	1	0	0	1	0
0	1	0	1	0	0	0	1	1	1	0	1	1	-	-	-
0	1	0	1	1	0	0	1	1	1	1	0	0	1	0	0
0	1	1	0	0	0	0	1	1	1	1	0	1	-	-	-
0	1	1	0	1	-	-	-	1	1	1	1	0	-	-	-
0	1	1	1	0	-	-	-	1	1	1	1	1	-	-	-
0	1	1	1	1	-	-	-	1	1	1	1	1	-	-	-

Truth table - 3


Explanation - 2

-5-



- 5 -

Explanation




- 5 -

Truth Table — (1)

Logic symbol + Explanation — (2)

3(c)




- (2) -

(5)

- (3) -

Explanation:

4(a)



- (2) -

- 5 -

- (3) -

Explanation:

4(b)

S	R	Q	Q ⁺	D	Q	Q ⁺
0	0	0	0	0	0	0
0	0	1	1	0	1	0
0	1	0	0	1	0	1
0	1	1	0	1	1	1
1	0	0	1			
1	0	1	1			
1	1	0	-			
1	1	1	-			

} Inputs not allowed

- 2 -

- 5 -

- 3 -

Deriving Characteristic equation

(c)	<p>Registers are the collection of flip-flops to store the binary values</p> <p>Explanation of any two shift registers</p> <p>SISO / Parallel-in shift Register / Universal shift register</p>	<p>- (1) -</p> <p>- (4) -</p> <p>- 5 -</p>
-----	--	--

Alavun Kumar S
Signature of Course Incharge

[Signature]
Signature of Module Coordinator

[Signature]
Signature of HOD/ECE



K.S. INSTITUTE OF TECHNOLOGY, BENGALURU - 560109
THIRD INTERNAL TEST QUESTION PAPER 2023-24 ODD SEMESTER

SET: A

USN

--	--	--	--	--	--	--	--	--	--


Degree : B.E
Branch - Stream : ECE
Course Title : Digital System Design using Verilog
Duration : 1 Hr (60 minutes)

Semester : III
Course Type / Code : BEC302
Date : 04/03/2024
Max Marks : 25

Note: Answer ONE full question from each module


K-Levels: K1-Remembering, K2-Understanding, K3-Appling, K4-Analyzing, K5-Evaluating, K6-Creating

Q No.	Questions	Marks	CO	K-Level
Module 4				
1	Develop a MOD 8 synchronous counter using clocked JK Flip Flops for sequence: 0-2-3-6-5-1	5	CO4	K3
OR				
2	Develop and explain mod 8 twisted ring counter (Johnson counter) with the help of logic diagram and truth table.	5	CO4	K3
Module 5				
3(a)	Explain the organization of behavioral description with an example	5	CO5	K2
(b)	Construct (Write) a Verilog code for 3 bit ripple carry adder using structural description.	5	CO5	K3
(c)	Construct (Write) a Verilog code for 4 bit counter with synchronous clear.	5	CO5	K3
(d)	Construct (Write) a Verilog code for 2:1 MUX using ELSE IF statement.	5	CO5	K3
OR				
4(a)	Explain the following sequential statements in Verilog: if, for, repeat with examples	5	CO5	K2
(b)	Construct (Write) a Verilog code for 2:1 MUX using if-else statement.	5	CO5	K3
(c)	Construct / Write a Verilog code for priority encoder using casex.	5	CO5	K3
(d)	Construct (Write) a Verilog code for Half adder using structural description and explain the same.	5	CO5	K3


Name & Signature of
Course In charge


Name & Signature of
Module Coordinator


HOD


Principal

Checked



K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109
THIRD INTERNAL TEST QUESTION PAPER 2023 - 24 ODD SEMESTER

SCHEME AND SOLUTION (SET A)

Degree : B.E
 Branch : ECE
 Course Title : Digital System Design Using Verilog


Semester : III A&B
 Course Code : BEC302
 Max Marks : 25'

Q.NO.	POINTS										MARKS																				
	Present state			Next state			Flip-flop inputs																								
1	Q_1	Q_2	Q_3	Q_1^+	Q_2^+	Q_3^+	J_1	K_1	J_2	K_2	J_3	K_3	5																		
	0	0	0	0	1	0	0	-	1	-	0	-																			
	0	1	0	0	1	1	0	-	-	0	1	-																			
	0	1	1	1	1	0	1	-	-	0	-	1																			
	1	1	0	1	0	1	-	0	-	1	1	-																			
	1	0	1	0	0	1	-	1	0	-	-	0																			
	0	0	1	0	0	0	0	-	0	-	-	1																			
	$Q_2 Q_3$			$Q_2 Q_3$																											
	00 01 11 10			00 01 11 10																											
	FF ₁ : Q_2			FF ₁ : Q_1																											
	<table border="1" style="width:100%; text-align:center;"> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td></tr> </table>			0	0	0	1	0	1	-	-	-	-	<table border="1" style="width:100%; text-align:center;"> <tr><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td></tr> <tr><td>1</td><td>-</td><td>1</td><td>-</td><td>0</td></tr> </table>			0	-	-	-	-	1	-	1	-	0					
0	0	0	1	0																											
1	-	-	-	-																											
0	-	-	-	-																											
1	-	1	-	0																											
	$J_1 = Q_2 Q_3$			$K_1 = \bar{Q}_2$																											
	$Q_2 Q_3$			$Q_2 Q_3$																											
	00 01 11 10			00 01 11 10																											
	FF ₂ : Q_2			FF ₂ : Q_1																											
	<table border="1" style="width:100%; text-align:center;"> <tr><td>0</td><td>1</td><td>0</td><td>-</td><td>-</td></tr> <tr><td>1</td><td>-</td><td>0</td><td>-</td><td>-</td></tr> </table>			0	1	0	-	-	1	-	0	-	-	<table border="1" style="width:100%; text-align:center;"> <tr><td>0</td><td>-</td><td>-</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>-</td><td>-</td><td>-</td><td>1</td></tr> </table>			0	-	-	0	0	1	-	-	-	1					
0	1	0	-	-																											
1	-	0	-	-																											
0	-	-	0	0																											
1	-	-	-	1																											
	$J_2 = \bar{Q}_3$			$K_2 = Q_3$																											
	$Q_2 Q_3$			$Q_2 Q_3$																											
	00 01 11 10			00 01 11 10																											
	FF ₃ : Q_1			FF ₃ : Q_1																											
	<table border="1" style="width:100%; text-align:center;"> <tr><td>0</td><td>0</td><td>-</td><td>-</td><td>1</td></tr> <tr><td>1</td><td>-</td><td>-</td><td>-</td><td>1</td></tr> </table>			0	0	-	-	1	1	-	-	-	1	<table border="1" style="width:100%; text-align:center;"> <tr><td>0</td><td>-</td><td>1</td><td>1</td><td>-</td></tr> <tr><td>1</td><td>-</td><td>0</td><td>-</td><td>-</td></tr> </table>			0	-	1	1	-	1	-	0	-	-					
0	0	-	-	1																											
1	-	-	-	1																											
0	-	1	1	-																											
1	-	0	-	-																											
	$J_3 = Q_2$			$K_3 = \bar{Q}_1$																											
2											5																				

3(a)	Eg of half adder. Explanation on always statement, delays, execution	8
3(b)	<pre> module three_bit_adder (x, y, cin, sum, cout); input [2:0] x, y; input cin; output [2:0] sum; output cout; wire [1:0] carry; FULL_ADDER M0 (x[0], y[0], cin, sum[0], carry[0]); FULL_ADDER M1 (x[1], y[1], carry[0], sum[1], carry[1]); FULL_ADDER M2 (x[2], y[2], carry[1], sum[2], cout); /* It is assumed that the module FULL_ADDER (Listing 4.13) is attached by the simulator to the module three_bit_adder so, no need to rewrite the module FULL_ADDER.*/ endmodule </pre>	6
3(c)	<pre> module CNTR_LOP (clk, clr, q); input clk, clr; output [3:0] q; reg [3:0] q; integer i, j, result; initial begin q = 4'b0000; //initialize the count to 0 end always @ (posedge clk) begin if (clr == 0) begin result = 0; //change binary to integer for (i = 0; i < 4; i = i + 1) begin if (q[i] == 1) result = result + 2**i; end result = result + 1; for (j = 0; j < 4; j = j + 1) begin if (result % 2 == 1) q[j] = 1; else q[j] = 0; result = result/2; end end else q = 4'b0000; end endmodule </pre>	6

3(d)	<pre> module MUXBH (A, B, SEL, Gbar, Y); input A, B, SEL, Gbar; output Y; reg Y; /* since Y is an output and appears inside always, Y has to be declared as reg (register) */ always @ (SEL, A, B, Gbar) begin if (Gbar == 0 & SEL == 1) begin Y = B; end else if (Gbar == 0 & SEL == 0) Y = A; else Y = 1'bz; //Y is assigned to high impedance end endmodule </pre>	
4(a)	<p>FOR statement syntax with example For (i=0; i<=5;i=i+1) begin Statements end</p> <p>IF statement syntax with example If (condition) begin Statements 1 end Else if (condition) begin Statements 2 end Else begin Statements 3 end</p> <p>REPEAT statement syntax Repeat (32) Begin #100 i=i+1; End</p>	8
4(b)	<pre> module mux2x1 (A, B, SEL, Gbar, Y); input A, B, SEL, Gbar; output Y; reg Y; always @ (SEL, A, B, Gbar) begin if (Gbar == 1) Y = 1'bz; else begin if (SEL) Y = B; else Y = A; end end endmodule </pre>	6

4(c)	<pre> module Encoder_4 (Int_req, Rout_addr); input [3:0] Int_req; output [3:0] Rout_addr; reg [3:0] Rout_addr; always @ (Int_req) begin casex (Int_req) 4'bxxx1 : Rout_addr=4'd1; 4'bxx10 : Rout_addr=4'd2; 4'bx100 : Rout_addr=4'd4; 4'b1000 : Rout_addr= 4'd8; default : Rout_addr=4'd0; endcase end endmodule </pre> <p>Figure 3.11 shows the simulation output of Listing 3.10.</p> <table border="1" data-bbox="597 689 1203 748"> <tr> <td>Int_req</td> <td>1111</td> <td>1110</td> <td>1000</td> <td>0011</td> <td>1100</td> <td>0101</td> <td>0000</td> <td>0110</td> </tr> </table> <table border="1" data-bbox="597 792 1203 851"> <tr> <td>Rout_addr</td> <td>0001</td> <td>0010</td> <td>1000</td> <td>0001</td> <td>0100</td> <td>0001</td> <td>0000</td> <td>0010</td> </tr> </table>	Int_req	1111	1110	1000	0011	1100	0101	0000	0110	Rout_addr	0001	0010	1000	0001	0100	0001	0000	0010	6
Int_req	1111	1110	1000	0011	1100	0101	0000	0110												
Rout_addr	0001	0010	1000	0001	0100	0001	0000	0010												
4(d)	<pre> Verilog Half Adder Description module half_add (a, b, S, C); input a, b; output S, C; xor (S, a, b); and (C, a, b); endmodule </pre>																			


Course in charge


Module Coordinator


HOD



K.S. INSTITUTE OF TECHNOLOGY, BENGALURU - 560109
THIRD INTERNAL TEST QUESTION PAPER 2023-24 ODD SEMESTER

SET: B

USN

Degree : B.E
Branch - Stream : ECE
Course Title : Digital System Design using Verilog
Duration : 1 Hr (60 minutes)

Semester : III
Course Type / Code : BEC302
Date : 04/03/2024
Max Marks : 25

Note: Answer ONE full question from each module

K-Levels: K1-Remebering, K2-Understanding, K3-Applying, K4-Analyzing, K5-Evaluating, K6-Creating

Q No.	Questions	Marks	CO	K-Level
Module 4				
1	Develop a MOD 6 synchronous counter using clocked T Flip Flops for sequence: 0-2-3-6-5-1	5	CO4	K3
OR				
2	Develop and explain Binary ripple counter with the help of logic diagram	5	CO4	K3
Module 5				
3(a)	Explain the following sequential statements in Verilog: case, while, forever with examples	5	CO5	K2
(b)	Construct (Write) a Verilog code for positive edge triggered JK flipflop using case statement	5	CO5	K3
(c)	Construct (Write) a Verilog code for 3-bit binary counter using case statement	5	CO5	K3
(d)	Construct (Write) a Verilog code for Antidiuretic hormone mechanism	5	CO5	K3
OR				
4(a)	Explain the organization of Structural description with an example	5	CO5	K2
(b)	Construct (Write) a Verilog code for 4-bit counter with synchronous hold	5	CO5	K3
(c)	Construct (Write) a Verilog code to find Factorial of a number using while loop	5	CO5	K3
(d)	Construct (Write) a Verilog code for Booth Algorithm to find the multiplication of two signed numbers	5	CO5	K3

Navin Kumar S
Name & Signature of
Course In charge

JmmL
Name & Signature of
Module Coordinator

Pme
HOD

Skumar S
Principal




K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109
THIRD INTERNAL TEST QUESTION PAPER 2023 - 24 ODD SEMESTER

SCHEME AND SOLUTION (SET B)

Degree : B.E
 Branch : ECE
 Course Title : Digital System Design Using Verilog

Semester : III A&B
 Course Code : BEC302
 Max Marks : 25

Q.NO.	POINTS	MARKS																																																																								
1	<p>Expt 5: Excitation table for ripple counter using D flip-flop</p> <table border="1" data-bbox="422 504 1120 750"> <thead> <tr> <th colspan="3">Present state</th> <th colspan="3">Next state</th> <th colspan="3">Inputs to D flip-flop</th> </tr> <tr> <th>Q_2</th> <th>Q_1</th> <th>Q_0</th> <th>Q_2^+</th> <th>Q_1^+</th> <th>Q_0^+</th> <th>D_2</th> <th>D_1</th> <th>D_0</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p>Logic diagrams for D flip-flops and a 4-bit ripple counter circuit.</p>	Present state			Next state			Inputs to D flip-flop			Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	D_2	D_1	D_0	0	0	0	0	1	0	0	1	0	0	1	0	0	1	1	0	0	1	0	1	1	1	0	1	0	1	1	1	1	0	0	0	1	0	0	0	1	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	5
Present state			Next state			Inputs to D flip-flop																																																																				
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	D_2	D_1	D_0																																																																		
0	0	0	0	1	0	0	1	0																																																																		
0	1	0	0	1	1	0	0	1																																																																		
0	1	1	1	0	1	0	1	1																																																																		
1	1	0	0	0	1	0	0	0																																																																		
1	0	1	0	0	0	0	0	1																																																																		
0	0	1	0	0	0	0	0	1																																																																		
2	<p>4-bit synchronous binary counter</p>  <p>Explanation</p>	5																																																																								
3(a)	<p>Syntax for case, while and forever Explanation with an example</p>	5																																																																								

3(b)

```

module JK_FF (JK, clk, q, qb);
input [1:0] JK;
input clk;
output q, qb;
reg q, qb;
always @ (posedge clk)
begin
    case (JK)
        2'd0 : q = q;
        2'd1 : q = 0;
        2'd2 : q = 1;
        2'd3 : q = ~q;
    endcase
    qb = ~q;
end
endmodule

```

5

3(c)

```

module CT_CASE (clk, clr, q);
input clk, clr;
output [2:0] q;
reg [2:0] q;
initial // The initial procedure is to force
// the counter to start from initial
// count q = 1100
q = 3'b1101;
always @ (posedge clk)
begin
    if (clr == 0)
    begin
        case (q)
            3'd0 : q = 3'd1;
            3'd1 : q = 3'd2;
            3'd2 : q = 3'd3;
            3'd3 : q = 3'd4;
            3'd4 : q = 3'd5;
            3'd5 : q = 3'd6;
            3'd6 : q = 3'd7;
            3'd7 : q = 3'd0;
        endcase
    end
    else
    q = 3'b000;
end
endmodule

```

5

4(b)

```

module CT_HOLD (clk, hold, q);
input clk, hold;
output [3:0] q;
reg [3:0] q;
integer i, result;
initial
begin
q = 4'b0000; // initialize the count to 0
end
always @ (posedge clk)
begin
result = 0;
// change binary to integer
for (i = 0; i <= 3; i = i + 1)
begin
if (q[i] == 1)
result = result + 8 * i;
end
result = result + 1;
for (i = 0; i <= 3; i = i + 1)
begin
if (hold == 1)
i = 4; // if we are out of range
else
begin
if (result % 8 == 7)
q[i] = 1;
else
q[i] = 0;
result = result / 8;
end
end
end
endmodule

```

3(d)

```

module ADH (clk, BP, ADH)
input clk;
input [8:0] BP;
output reg [8:0] ADH;
always @ (clk)
begin
    if (clk == 1)
        begin
            if (BP <= 20) ADH = 100;
            else if (BP > 45.0) ADH = 0;
            else
                ADH = BP * (-4) + 180.0;
            end
        end
    end
endmodule

```

5

4(a)

In the declaration part all the components used in the system description are declared. For example following description declares XOR gate component.

Component xor2

port (i1, i2: in std_logic);

o1: out std_logic;

end component;

The xor2 component has two inputs "i1" and "i2", and one output "o1".

Once the component is used we can use the same component one or more times in the system description. The instantiation part of the code maps the generic input/output to the actual input/output of the system. For example, the statement

X1: xor2 port map (A, B, sum);

Maps A to input i1 of xor2, input B to input i2 of xor2, and output sum to output o1 of xor2. This mapping means that the logic relationship between A, B and sum is same as between i1, i2 and o1.

Verilog has a large number of built-in gates; for example the statement

Xor X1(sum, a, b);

Describes a two-input XOR gate, the inputs a and b, and the output is sum. X1 is an optional identifier for the gate; we can also write it as

Xor (sum, a, b);

Verilog has a complete list of built-in primitive gates. The output of the gate sum has to be listed before the inputs a and b. Figure 4.1 shows a list of gates and their code in Verilog

Program 4.1: HDL Structural Description—Verilog

Verilog Structural Description

```

module system (a, b, sum, cout);

```

```

input a, b;

```

```

output sum, cout;

```

```

xor X1 (sum, a, b);

```

```

and a1 (cout, a, b);

```

```

endmodule

```

/* X1 is an optional identifier; it can be omitted.*/

/* a1 is optional identifier; it can be omitted.*/

5

4(c)

```

module factN (N, Z);
  input [5:0] N;
  output [15:0] Z;
  reg [15:0] z;
  integer i;
  always @ (N)
  begin
    z = 1;
    i = 0;
    while (i < N)
      begin
        i = i + 1;
        z = i * z;
      end
  end
end
endmodule

```

5

4(d)

```

module booth (
  input signed [3:0] x, y,
  output reg signed [7:0] Z,
  reg [1:0] temp,
  integer i,
  reg [1:
  reg [3:0] Y1);
  always @ (x, y)
  begin
    Z = 8'd0;
    E1 = 1'd0;
    for (i:0; i < 4; i = i + 1)
      begin
        temp = {X[i], E1};
        // The above statement is Concatenation.
        Y1 = -Y;
        // Y1 is 2's Complement of Y
        Case (temp)

```

5

Case (tmp)

Rd2 : Z[7:4] = Z[7:4] + Y;

& d1 : Z[7:4] = Z[7:4] + Y;

endCase

Z : Z >> 1;

/x The above statement is a logical shift of one position to right */

Z[i] = Z[i];

/x The above two statements perform arithmetic shift where the sign of the number is preserved after the shift. */

E1 = X[i];

if (Y = 4ds)

begin

Z = -Z;

end

end

no more

Navin Kumar S
Course in charge

Sumit
Module Coordinator

Pune
HOD

DSDV IA Marks

OTAL IA MARKS = FINAL IA + ASSIGNMENT + DSDV LAB MARK.

Sl. No	USN	Name of the Student	IA1 - 50	IA2 - 25	IA3 - 25	Avg IA - 15	Assignment (10)	IA + Assignment (25)	DSDV Lab (25)	Total IA (50)
1	1KS22EC071	NITHYASHREE V L	34	14	17	10	10	20	21	41
2	1KS22EC073	POOJA V	40	19	23	13	10	23	24	47
3	1KS22EC074	PRAJWAL P	45	18	16	12	10	22	25	47
4	1KS22EC075	PRANAV RAJATH	22	13	12	8	9	17	23	40
5	1KS22EC076	PREKSHITHA S	22	20	13	9	10	19	17	36
6	1KS22EC077	RACHANA JAGANNATH	30	19	12	10	10	20	22	42
7	1KS22EC078	RAGHU H M	29	23	22	12	10	22	25	47
8	1KS22EC079	RAKSHITA M B	10	17	10	6	10	16	22	38
9	1KS22EC080	RANJITH GOWDA K	19	17	13	8	10	18	21	39
10	1KS22EC081	ROHITH D YADAV	40	14	13	11	10	21	22	43
11	1KS22EC082	ROHITH M	40	20	19	12	10	22	24	46
12	1KS22EC083	SACHIN BASAPPA BABANNAVAR	33	19	14	10	10	20	22	42
13	1KS22EC084	SAHANA K R	26	16	15	9	10	19	21	40
14	1KS22EC085	SAHANA N R	29	9	11	8	10	18	22	40
15	1KS22EC086	SAHANA T BASANAGOUDRA	29	16	12	9	10	19	21	40
16	1KS22EC087	SARIKA S	19	8	12	6	10	16	21	37
17	1KS22EC088	SHALINI S	37	15	6	9	10	19	22	41

18	1KS22EC089	SHASHANK C	21	14	18	8	10	18	22	40
19	1KS22EC090	SHILPA T R	40	17	19	12	10	22	24	46
20	1KS22EC091	SHRAVANI G V	41	23	20	13	10	23	23	46
21	1KS22EC092	SHREE HARSHITHA S	35	9	15	9	10	19	21	40
22	1KS22EC093	SIDDHARTH SHARMA	30	19	24	11	10	21	23	44
23	1KS22EC094	SINCHANA S S	25	16	10	8	10	18	21	39
24	1KS22EC095	SNEHA	37	22	22	13	10	23	24	47
25	1KS22EC096	SOUMYASHREE F SARAF	14	11	9	6	10	16	21	37
26	1KS22EC097	SOWJANYA RAI	42	14	22	12	10	22	22	44
27	1KS22EC098	SPOORTHY B	36	22	16	12	10	22	22	44
28	1KS22EC099	SRUJAN H G	25	16	10	8	10	18	22	40
29	1KS22EC100	SRUJAN KARANTH N	36	20	19	12	10	22	24	46
30	1KS22EC101	SULAGNA MONDAL	44	20	21	13	10	23	24	47
31	1KS22EC102	SUMANJALI K	46	23	24	14	10	24	23	47
32	1KS22EC103	SUNITA SHIVASHANKAR SALOTAGI	34	15	12	10	10	20	22	42
33	1KS22EC104	SURYA R V	12	10	12	6	10	16	19	35
34	1KS22EC105	SWATHI S	20	10	4	6	7	13	17	30
35	1KS22EC106	TEJASWINI R	26	9	16	8	10	18	22	40
36	1KS22EC107	THANUSHREE M K	12	11	13	6	10	16	21	37
37	1KS22EC108	TIRUMALA GANESH BHARADWAJ SHARMA	22	10	2	6	10	16	22	38

38	1KS22EC109	UMME SARA	45	23	25	14	10	24	25	49
39	1KS22EC110	V LIKHITH	37	9	7	8	10	18	23	41
40	1KS22EC111	VARDHAN GOWDA K N	31	16	11	9	10	19	22	41
41	1KS22EC112	VARSHA B C	27	21	7	9	10	19	20	39
42	1KS22EC113	VARSHINI S	36	20	18	12	10	22	23	45
43	1KS22EC114	VARUN	23	17	18	9	10	19	25	44
44	1KS22EC115	VARUN RAYAPATI R	19	18	16	8	10	18	22	40
45	1KS22EC116	VEDASHREE M	39	17	23	12	10	22	25	47
46	1KS22EC117	VIDYASHREE H	24	19	15	9	10	19	21	40
47	1KS22EC118	VIJAYKUMAR SHANMUKHAYYA NAVALAGIMATH	11	14	12	6	10	16	18	34
48	1KS22EC119	VIKAS K S	35	21	24	12	10	22	25	47
49	1KS22EC120	VISHWANATH B S	30	18	13	10	9	19	18	37
50	1KS22EC121	VISHWANATH VEERAPUR	23	6	13	7	10	17	22	39
51	1KS22EC122	VISHWAS M K	37	11	13	10	10	20	22	42
52	1KS22EC123	VIVEK M S	27	7	17	8	10	18	22	40
53	1KS22EC124	VIVEK RAJ B	32	13	16	10	10	20	25	45
55	1KS22EC126	YASHWANTH P V	10	9	16	6	10	16	20	36
56		BHAVAN M	30	5	2	6	10	16	20	36
57		CHETHAN B L	23	8	7	6	10	16	20	36
58		CHINMAYI R	24	10	AB	6	10	16	22	38

60		HARISH N	23	8	7	6	10	16	19	35
61		HARSHITH M K	15	7	14	6	10	16	19	35
62		MANOJ R	28	8	1	6	10	16	21	37
64		NIKHIL M S	24	10	0	6	10	16	21	37
65		VIJAY D S	20	14	7	7	10	17	22	39
66		VIKAS GOWDA B S	21	10	5	6	10	16	19	35

K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakapura Main Road, Bengaluru-5600109

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

2023-24 ODD SEMESTER




KSIT
K. S. INSTITUTE OF TECHNOLOGY


List of students who are identified as slow learners and their marks in every internal

Subject and Subject Code: DIGITAL SYSTEM DESIGN USING VERILOG, BEC302

Semester and Section: III 'B'

Sl No.	USN	NAME	First Test Marks	Remedial Class Dates & Attendance		Improvement Test Marks	Second Test Marks	Remedial Class Dates & Attendance		Improvement Test Marks	Third Test Marks	Improvement Test Marks	FINAL
				9/1	16/1			10/2	16/2				
01	1KS22EC079	RAKSHITA M B	10	P	P		17	P	P		10	10	6
02	1KS22EC096	SOUMYASHREE F SARAF	14	P	P		11	P	P		4	9	6
03	1KS22EC104	SURYA R V	12	P	P		10	P	P		10	12	6
04	1KS22EC105	SWATHI S	8	P	P		10	P	P				
05	1KS22EC108	TIRUMALA GANESH BHARADWAJ SHARMA	Ab			22	10				2		6
06	1KS22EC118	VIJAYKUMAR SHANMUKHAYYA	11				7			14	12		6
07	1KS22EC126	YASHWANTH P V	Ab/10	P	P		9	P	P		16		6


Signature of the Faculty


Signature of the HOD



**K.S. INSTITUTE OF TECHNOLOGY, BANGALORE -
560109**

**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
TEACHING AND LEARNING
PEDAGOGY REPORT**

Academic Year	2023-24 (ODD)
Name of the Faculty	Mrs. Bhargavi Ananth
Course Name /Code	Digital System Design Using Verilog (BEC302)
Semester/Section	III B
Activity Name	Code debugging
Topic Covered	Verilog dataflow, behavioral, structural description
Date	19/2/2024 to 24/2/2024
No. of Participants	66
Objectives/Goals	<ul style="list-style-type: none">• To improve the debugging and analyzing skills in students• To improve the communication skills of students.
ICT Used	Xilinx
Appropriate Method/Instructional materials/Exam Questions <ul style="list-style-type: none">• Initially delivered lecture on given topics.• Later students were given a set of 5 Verilog codes with errors. They had to run the code in Xilinx tool and correct the errors.	
Relevant PO's	4,10
Significance of Results/Outcomes	<ul style="list-style-type: none">• Students put an effort to analyze the problems and solve them.
Reflective Critique	<ul style="list-style-type: none">• Students improved their analyzing skills.• Students improved their communication skills by making a report.

Proofs (Photographs/Videos/Reports/Charts/Models)

K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakpura main road, Bengalore - 560109

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
2022 -SCHEME



KSIT
K S INSTITUTE OF TECHNOLOGY

SUBJECT : DIGITAL SYSTEM AND DESIGN USING VERILOG [BEC302]

TOPIC : CODE DEBUGGING

NAME: UMME SARA

USN: 1KS22EC109

SEMESTER: 3rd

SECTION : B


DATE : 24/02/2024

ERROR PROGRAM

```

4. 8:3 ENCODER
module Encoder(d0,d1,d2,d3,d4,d5,d6,d7,a,c);
input d0,d1,d2,d3,d4,d5,d6,d7;
output a,c;
or(a,d4,d5d6,d7);
or(b,d2,d3,d6,d7);
dor(c,d1,d3,d5,d7);
endmodule;
    
```

SOLVED PROGRAM



Signature of Course In charge

Signature of HOD ECE



**K.S. INSTITUTE OF TECHNOLOGY, BANGALORE -
560109**

**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
TEACHING AND LEARNING**

Content Beyond Syllabus

Academic Year	2023-24 (ODD)
Name of the Faculty	Mrs. Bhargavi Ananth
Course Name /Code	Digital System Design Using Verilog (BEC302)
Semester/Section	III B
Activity Name	Code debugging
Topic Covered	Verilog dataflow, behavioral, structural description
Date	19/2/2024 to 24/2/2024
No. of Participants	66
Objectives/Goals	<ul style="list-style-type: none">• To improve the debugging and analyzing skills in students• To improve the communication skills of students.
ICT Used	Xilinx
Appropriate Method/Instructional materials/Exam Questions	<ul style="list-style-type: none">• Initially delivered lecture on given topics.• Later students were given a set of 5 Verilog codes with errors. They had to run the code in Xilinx tool and correct the errors.
Relevant PO's	4,10
Significance of Results/Outcomes	<ul style="list-style-type: none">• Students put an effort to analyze the problems and solve them.
Reflective Critique	<ul style="list-style-type: none">• Students improved their analyzing skills.• Students improved their communication skills by making a report.

K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakpura main road, Bengalore - 560109

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
2022 -SCHEME



KSIT
K'S INSTITUTE OF TECHNOLOGY

SUBJECT : DIGITAL SYSTEM AND DESIGN USING VERILOG [BEC302]

TOPIC : CODE DEBUGGING

NAME: UMME SARA

USN: 1KS22EC109

SEMESTER: 3rd

SECTION : B

DATE : 24/02/2024


ERROR PROGRAM

4. 8:3 ENCODER

```

module Encoder(d0,d1,d2,d3,d4,d5,d6,d7,a,c);
input d0,d1,d2,d3,d4,d5,d6,d7;
output a,c;
or(a,d4,d5,d6,d7);
or(b,d2,d3,d6,d7);
dor(c,d1,d3,d5,d7);
endmodule;
    
```

SOLVED PROGRAM



Signature of Course In charge

Signature of HOD ECE

CBCS SCHEME

USN

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

21EC12

Third Semester B.E. Degree Examination, Jan./Feb. 2023

Digital System Design using Verilog

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. What are combinational circuits? Give example. Explain combinational circuit with block diagram. (04 Marks)
- b. Define canonical form representation and solve the following equation using canonical form.
 i) $P = f(a, b, c) = ab' + ac' + bc$
 ii) $G = f(w, x, y, z) = w'x + yz'$. (08 Marks)
- c. Simplify the following Boolean function using K - Map
 i) $D = f(x, y, z) = \Sigma m(0, 2, 4, 6)$
 ii) $K = f(a, b, c) = \Sigma m(1, 2, 3, 6, 7)$. (08 Marks)

OR

- 2 a. Define K-Map solve the following expression using K - Map.
 i) $K = f(w, x, y, z) = \Sigma m(0, 1, 4, 5, 9, 11, 13, 15)$
 ii) $D = f(a, b, c, d) = \Sigma m(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$. (10 Marks)
- b. Define Quine-McClusky method and solve the following Boolean expression using Quine-McClusky method.
 i) $D = f(a, b, c, d) = \Sigma m(0, 1, 2, 3, 6, 7, 8, 9, 14, 15)$
 ii) $K = f(w, x, y, z) = \Sigma m(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$. (10 Marks)

Module-2

- 3 a. Explain binary Adders with K-map and logical representation of equations for SUM and CARRY. (06 Marks)
- b. Explain carry look ahead Adder with General and Sigma block. (06 Marks)
- c. Explain working of decimal adder with neat block diagram (take example of BCD addition). (08 Marks)

OR

- 4 a. What are comparator circuits? Explain 2-bit magnitude comparators. (08 Marks)
- b. Realize the Boolean expression using 3 : 8 decoder and two OR gates
 i) $f_1(x_2, x_1, x_0) = \Sigma m(1, 2, 4, 5)$
 ii) $f_2(x_2, x_1, x_0) = \Sigma m(1, 5, 7)$. (06 Marks)
- c. Implement $D = f(w, x, y, z) = \Sigma m(0, 1, 2, 4, 5, 7, 8, 9, 12, 13)$ using 8 : 1 MUX. (06 Marks)

Module-3

- 5 a. Write a note on Master Slave JK Flip-Flops with function table and timing diagram. (08 Marks)
- b. What are Edge Triggered Flip-Flops. Explain positive edge Triggered and negative edge Triggered Flip-Flops. (06 Marks)
- c. Write characteristic equation for: i) JK Flip-Flop ii) SR Flip-Flop. (06 Marks)

1 of 2

21EC32

OR

- 6 a. Define Counters. Explain Binary Ripple counter with neat diagram. (08 Marks)
b. What are Registers? Explain any two classification registers with neat block diagram. (06 Marks)
c. Design synchronous MOD-6 counter using clocked JK Flip-Flops for sequences : (06 Marks)
0 - 2 - 3 - 6 - 5 - 1.

Module-4

- 7 a. Define HDL and types of HDL. Give structure of verilog module with example. (06 Marks)
b. Explain verilog logical operators with example. (06 Marks)
c. i) Write a note on verilog Data type (08 Marks)
ii) Write verilog code for 8×1 MUX.

OR

- 8 a. Give classification of Styles(Types) of description with example. (08 Marks)
b. Write verilog code for Full Adder. (06 Marks)
c. Write a note on Arithmetic and shift, Rotate relational operators with example. (06 Marks)

Module-5

- 9 a. Write a note on structure of Behavioural Description with example. (08 Marks)
b. Write a note on Signal Assignment and Variable Assignment with example. (06 Marks)
c. Write a note on sequential statement with example. (06 Marks)

OR

- 10 a. Write a verilog code for 2×1 MUX using if ELSE STATEMENT. (06 Marks)
b. Explain structural description with example. (08 Marks)
c. Explain structural description of 3-bit Ripple Carry Adder. (06 Marks)



KSIT
K. S. INSTITUTE OF TECHNOLOGY

K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakapura Main Road, Bengaluru-5600109

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

QUESTION BANK

Module 3

- 1) With a neat diagram explain Binary ripple counters
- 2) Explain Ring and Johnson counter
- 3) Design a synchronous Mod -6 counter for the given sequence (any sequence and using JK/D/T/SR can be asked)

Module 5

- 1) Explain the structure of Behavioral description with an example
- 2) Write a Verilog code for 2:1 Mux using IF-ELSE // ELSE-IF
- 3) Write a note on sequential statements with an example of case, for, while, if-else, repeat, forever
- 4) Explain the Behavioral description of positive edge triggered JK flipflop using case statement with truth table and simulation waveform
- 5) Explain the Behavioral description of 4-bit binary counter with active high synchronous clear
- 6) Explain the structure of Structural description with an example
- 7) Structural description of 3 bit ripple Carry adder
- 8) Write a Verilog code for
 - i) 4 bit counter with synchronous clear
 - ii) 4 bit counter with synchronous hold
 - iii) Priority encoder using caseX with truth table
 - iv) factorial of a number using while loop
 - v) Booth algorithm for multiplication of two signed numbers
 - vi) Genotypes and phenotypes using case

K.S.Institute of Technology,Bangalore -109
Department of Electronics and Communication Engg
3rd sem Course End Survey 2023-24

Course :Digital System Design using Verilog

Course Code : BEC302

- 1.What is your understanding on Principles of Combinational Logic and Quine McCluskey Method
- 2.What is your level of understanding of PLDs and MSI Components
- 3.What is your ability to apply the knowledge of Flip Flops in design of counters
- 4.What is your ability to apply the basic knowledge of Verilog to write simple programs
- 5.What is your ability to apply the knowledge of verilog programming to write programs for Flip Flops and counters

Date	USN	Name of the	sem and	Faculty Name	Q1	Q2	Q3	Q4
3-6-2024	1KS22EC106	Tejaswini R	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-7-2024	1KS22EC095	SNEHA	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-8-2024	1KS22EC096	SOUMYA	3rd sem-B	Mrs. Bhargavi Ananth	2	3	3	3
3-9-2024	1KS22EC119	Vikas k s	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-10-2024	1KS22EC083	SACHIN B	3rd sem-B	Mrs. Bhargavi Ananth	3	3	2	3
3-11-2024	1KS22EC111	Vardhan Gowda K N	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-12-2024	1KS22EC110	V LIKHITH	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-13-2024	1ks22ec118	Vijaykumar	3rd sem-B	Mrs. Bhargavi Ananth	2	2	2	2
3-14-2024	1KS22EC094	Sinchana S S	3rd sem-B	Mrs. Bhargavi Ananth	3	3	2	3
3-15-2024	1ks22ec103	Sunita S S	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-16-2024	1KS22EC113	Varshini S	3rd sem-B	Mrs. Bhargavi Ananth	3	2	3	2
3-17-2024	1KS22EC082	Rohith M	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-18-2024	1KS23EC402	Chinmayi R	3rd sem-B	Mrs. Bhargavi Ananth	1	1	1	2
3-19-2024	1KS22EC120	Vishwanath BS	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-20-2024	1KS22EC112	Varsha BC	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-21-2024	1KS22EC115	Varun Rayapati	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-22-2024	1KS22EC125	Yashavantha s	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-23-2024	1KS22EC117	Vidya shree.H	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
3-24-2024	1KS22EC063	Meghana S R	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
3-25-2024	1KS22EC025	Chethan AG	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
3-26-2024	1KS22EC058	Madhu Haromuchad	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
27-2024	1KS22EC028	D N Mithun	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
3-28-2024	1KS22EC036	Gayathri devi B	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
3-29-2024	1KS22EC030	Darshan Gowda MK	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
3-30-2024	1KS22EC066	Monika.HN	3rd sem-A	Mrs. Bhargavi Ananth	1	1	1	1
3-31-2024	1KS22EC037	GEHENA BS	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-1-2024	1 KS22EC062	MANOJ KUMAR N	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-2-2024	1KS22EC008	AMULYA.M.N	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-3-2024	1KS22EC067	Monisha B N	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-4-2024	1KS22EC026	Chidambar. Prabhak	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-5-2024	1KS22EC019	Avinash	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-6-2024	1KS22EC007	Amrutha p	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-7-2024	1KS22EC003	Adith	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-8-2024	1KS22EC070	Nisarga.M	3rd sem-A	Mrs. Bhargavi Ananth	2	2	2	2
4-9-2024	1KS22EC124	Vivek raj b	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
4-10-2024	1KS22EC016	ARCHANA S K	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-11-2024	1KS22EC086	Sahana T Basanag	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
4-12-2024	1KS22EC087	Sarika. S	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
4-13-2024	1KS22EC021	BHOOMIKA D	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3

4-14-2024	1KS22EC027	Chinmay sheelvant	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-15-2024	1KS22EC085	Sahana N R	3rd sem-B	Mrs. Bhargavi Ananth	2	2	2	2
4-16-2024	1KS22ECC107	Thanushree MK	3rd sem-B	Mrs. Bhargavi Ananth	2	2	3	3
4-17-2024	1KS22EC088	Shalini S	3rd sem-B	Mrs. Bhargavi Ananth	3	2	3	3
4-18-2024	1KS22EC004	Aditya. S	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-19-2024	1KS22ECO18	Ashwini P	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-20-2024	1KS22EC040	G Deekshitha	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-21-2024	1KS22EC065	Mohammed Taha	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-22-2024	1KS22EC011	Ankita P Budni	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-23-2024	1KS22EC121	VISHWANATH V	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
4-24-2024	1KS22EC089	Shashank. C	3rd sem-B	Mrs. Bhargavi Ananth	3	2	3	3
4-25-2024	1KS22EC075	PRANAV RAJATH	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
4-26-2024	1KS22EC081	Rohith D Yadav	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	2
4-27-2024	1KS23EC403	Deekshith	3rd sem-B	Mrs. Bhargavi Ananth	2	2	2	2
4-28-2024	1KS22EC031	Deeksha S Reddy	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-29-2024	1KS22EC035	Gagana S	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
4-30-2024	1KS22EC078	Raghu H M	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
5-1-2024	1KS22EC050	KIRAN.G	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
5-2-2024	1ks22ec061	Manasa Chowdary	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
5-3-2024	1KS22EC068	Nallani Hema	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
5-4-2024	1KS22EC007	AKASH S	3rd sem-A	Mrs. Bhargavi Ananth	1	1	2	2
5-5-2024	1KS22EC009	Anagha K S	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
5-6-2024	1ks22ec064	Megharaj	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
5-7-2024	1KS22EC069	Neha.M	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3
5-8-2024	1KS22EC100	Srujan Karanth N	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
5-9-2024	1KS22EC114	Varun	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
5-10-2024	1KS22EC074	Prajwal P	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
5-11-2024	1KS22EC052	LAKSHMI M	3rd sem-A	Naveen Kumar S	3	3	3	2
5-12-2024	1KS22EC044	Inchara C	3rd sem-A	Naveen Kumar S	3	3	3	3
5-13-2024	1KS22EC032	Deeksha T S	3rd sem-A	Naveen Kumar S	3	3	3	3
5-14-2024	1KS22EC042	Harshan M J	3rd sem-A	Naveen Kumar S	3	3	3	3
5-15-2024	1KS22EC039	Gowtham m	3rd sem-A	Naveen Kumar S	3	3	3	3
5-16-2024	1KS22EC098	SPOORTHY B	3rd sem-B	Mrs. Bhargavi Ananth	3	2	2	3
5-17-2024	1KS22EC054	Lekhana B H	3rd sem-A	Naveen Kumar S	3	3	3	3
5-18-2024	1KS22EC049	Keerthana K	3rd sem-A	Naveen Kumar S	3	2	3	2
5-19-2024	1KS22EC046	Amarendra	3rd sem-A	Naveen Kumar S	3	3	2	3
5-20-2024	1KS22EC071	Nithyashree.V.L	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	2
5-21-2024	1KS22EC123	Vivek MS	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
5-22-2024	1KS22EC073	Pooja V	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
5-23-2024	1KS22EC001	Abinay	3rd sem-A	Naveen Kumar S	3	3	3	3
5-24-2024	1KS22ECO23	C.Harika	3rd sem-A	Naveen Kumar S	3	3	3	3
5-25-2024	1KS22EC099	Srujan H G	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
5-26-2024	1KS22EC033	Dinesh.N	3rd sem-A	Naveen Kumar S	3	3	3	3
5-27-2024	1KS22EC034	GAGAN V S	3rd sem-A	Naveen Kumar S	3	3	3	3
5-28-2024	1KS22EC047	KARTHIK D	3rd sem-A	Naveen Kumar S	3	3	3	3
5-29-2024	1KS22EC102	Sumanjali.k	3rd sem-B	Mrs. Bhargavi Ananth	3	2	3	2
5-30-2024	1KS22EC097	Sowjanya Rai	3rd sem-B	Mrs. Bhargavi Ananth	2	3	3	3
5-31-2024	1KS22EC092	Shree harshitha S	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
6-1-2024	1KS22ECO41	Harish M V	3rd sem-A	Naveen Kumar S	3	3	3	3
6-2-2024	1KS22EC091	Shravani g v	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
6-3-2024	1KS22EC012	Anupriya T	3rd sem-A	Naveen Kumar S	3	3	3	3
6-4-2024	1ks223ec038	Deepasree Chowda	3rd sem-A	Mrs. Bhargavi Ananth	3	3	3	3

6-5-2024	1KS22EC101	Sulagna Mondal	3rd sem-B	Mrs. Bhargavi Ananth	3	2	3	3
6-6-2024	1KS22EC043	HITHA SM	3rd sem-A	Naveen Kumar S	2	2	3	2
6-7-2024	1KS22EC010	Ankit prakash	3rd sem-A	Naveen Kumar S	2	2	2	2
6-8-2024	1KS22EC002	Adeeba Ismath	3rd sem-A	Naveen Kumar S	3	3	3	3
6-9-2024	1KS22EC045	K VAMSHIKRISHNA	3rd sem-A	Naveen Kumar S	3	3	3	3
6-10-2024	1KS22EC093	Siddharth sharma	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
6-11-2024	1KS22EC048	Kavya G	3rd sem-A	Naveen Kumar S	3	3	3	3
6-12-2024	1ks22ec080	Ranjith gowda k	3rd sem-B	Mrs. Bhargavi Ananth	2	3	3	2
6-13-2024	1KS22EC109	Umme sara	3rd sem-B	Mrs. Bhargavi Ananth	1	2	2	1
6-14-2024	1KS22EC126	YASHWANTH PV	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
6-15-2024	1KS22EC014	Archana M	3rd sem-A	Naveen Kumar S	3	3	3	3
6-16-2024	1KS22EC013	ANUSHA MALIPATI	3rd sem-A	Naveen Kumar S	2	2	2	2
6-17-2024	1ks22EC005	Ajith D	3rd sem-A	Naveen Kumar S	3	3	3	3
6-18-2024	11	CHE TAN SP	3rd sem-A	Naveen Kumar S	3	3	3	3
6-19-2024	1ks22ec104	Surya RV	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
6-20-2024	1KS22EC079	Rakshita	3rd sem-B	Mrs. Bhargavi Ananth	2	3	3	2
6-21-2024	1KS22EC076	Prekshitha S	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
6-22-2024	1ks22ec059	M.sushmitha	3rd sem-A	Naveen Kumar S	3	3	3	3
6-23-2024	1KS22EC057	Madham Purushotha	3rd sem-A	Naveen Kumar S	3	3	3	3
6-24-2024	1KS22EC108	TIRUMALA GANES	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
6-25-2024	1KS22EC015	Archana N	3rd sem-A	Naveen Kumar S	3	3	3	3
6-26-2024	1KS22EC022	C Rahul	3rd sem-A	Naveen Kumar S	3	3	3	3
6-27-2024	1KS22EC055	LOHITH YAADAV R	3rd sem-A	Naveen Kumar S	3	3	3	3
6-28-2024	1KS22EC029	Arun Chowdary.D	3rd sem-A	Naveen Kumar S	3	3	3	3
6-29-2024	1KS22EC051	Kishan v	3rd sem-A	Naveen Kumar S	3	3	3	3
6-30-2024	1KS22EC020	Ayyaji madhava hn	3rd sem-A	Naveen Kumar S	3	3	3	3
7-1-2024	1KS22EC077	Rachana Jagannath	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-2-2024	1KS22EC090	Shilpa T R	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-3-2024	1KS22EC116	VEDASHREE M	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-4-2024	1ks22ec017	Ashok	3rd sem-A	Naveen Kumar S	2	3	3	3
7-5-2024	1ks22ec060	Mallikarjun	3rd sem-A	Naveen Kumar S	3	3	3	3
7-6-2024	1KS23EC410	Vikas Gowda BS	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-7-2024	1KS23EC409	Vijay D S	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-8-2024	1KS22EC084	Sahana KR	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-9-2024	1ks23ec400	BHAVAN M	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-10-2024	1KS22EC105	Swathi s	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-11-2024	1KS23EC408	Nikhil M S	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-12-2024	1KS23EC401	Chethan B L	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-13-2024	1KS23EC405	Harshith mk	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
7-14-2024	1KS23EC406	Manoj R	3rd sem-B	Mrs. Bhargavi Ananth	3	3	3	3
					4	3	2	2
Total					131	131	131	131
%age					96.95	97.71	98.47	98.47
Average					97.71			

CO	CIE	SEE	Direct Attainment in %	Direct Attainment in Level	Indirect Attainment in Level	Final Attainment										Total number of students (Y)	133	133	133	133	133	133	133	
CO1	96.99	44.36	70.6767	3	3	3.00										CO Percentage	96.99	99.25	96.24	98.50	96.24	99.25	44.36	
CO2	99.25	44.36	71.80	3	3	3.00										CO level	03	03	03	03	03	03	00	
CO3	96.24	44.36	70.3008	3	3	3.00																		
CO4	98.50	44.36	71.43	3	3	3.00																		
CO5	96.24	44.36	70.30	3	3	3.00																		
AVE RAC						03.00																		

Donot delete any DIV/0 values in the cells, after entering marks, they will automatically get updated.

Co-Po Mapping Table														
CO'S	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PS01	PSO2
CO1	3	3	3	_	3	_	_	2	2	3	_	2	3	3
CO2	3	3	3	2	3	_	_	2	2	3	_	2	3	3
CO3	3	3	3	_	3	_	_	2	2	3	_	2	3	3
CO4	3	3	3	_	3	_	_	2	2	3	_	2	3	3
CO5	3	3	3	2	3	_	_	2	2	3	_	2	3	3
AVG	3.00	3.00	3.00	2.00	3.00	_	_	2.00	2.00	3.00	_	2.00	3.00	3.00

PO Attainment	CO Attainment	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PS01	PSO2
CO1	3.00	3.00	3.00	3.00	_	3.00	_	_	2.00	2.00	3.00	_	2.00	3.00	3.00
CO2	3.00	3.00	3.00	3.00	2.00	3.00	_	_	2.00	2.00	3.00	_	2.00	3.00	3.00
CO3	3.00	3.00	3.00	3.00	_	3.00	_	_	2.00	2.00	3.00	_	2.00	3.00	3.00
CO4	3.00	3.00	3.00	3.00	_	3.00	_	_	2.00	2.00	3.00	_	2.00	3.00	3.00
CO5	3.00	3.00	3.00	3.00	2.00	3.00	_	_	2.00	2.00	3.00	_	2.00	3.00	3.00
AVERAGE		3.00	3.00	3.00	2.00	3.00	_	_	2.00	2.00	3.00	_	2.00	3.00	3.00